Design Files
2 design files
-
Models
MCM6946 IBIS Model
-
Models
Core Model for MCM6946 Verilog model
The MCM6946/SCM6946 is a 4,194,304–bit static random access memory organized as 524,288 words of 8 bits. Static design eliminates the need for external clocks or timing strobes.
Quick reference to our documentation types.
2 documents
Please wait while your secure files are loading.
Select a section:
2 design files
Please wait while your secure files are loading.