5G
5G-BLOCK-DIAGRAM Receive alerts
NXP’s 5G Access Edge technologies, based on the open O-RAN architecture, let designers deploy tailored 5G solutions faster while giving them an easier, more cost-effective way to maintain, upgrade, and extend their 5G capabilities. To deliver the ultra-high reliability and ultra-low latency required for dependable, real-time 5G interactions, more must happen at the Edge.
This 5G Access Edge is where the critical network infrastructure equipment sits between the 5G core and the end-user equipment.
Product Details
Block Diagram
Choose a diagram:
LX2160A Features
- 16 Cortex®-A72 CPU cores, running up to 2.2 GHz
- 18 MB cache/on-chip memory
- 24 SerDes lanes, operating up to 25 GHz
- Up to 16 Ethernet ports
- Supported Ethernet speeds include 1, 2.5, 10, 25, 40, 50, and 100 gigabits per second
- 114 Gbps Layer 2 Ethernet switch
LS1046A Features
- Four Cortex-A72 cores
- 2 MB L2 cache
- 2x 10 GbE, 1x 2.5 GbE, and 5x GbE
- Eight-lane SerDes up to 10 GHz multiplexed across controllers supporting:
- DPAA Parse, Classify, and Distribution Engines
- Integrated security engine
- 3x PCIe 3.0 Controllers, x4, x2, x1
LA12xx Features
- > 1 TFLOPs VSPA Vector Engine performance
- Integrated High Speed and Low Speed ADC/DACs for mmWave and sub-6 GHz applications
- High performance Polar and LDCP Forward Error Correction / HARQ engine
- 50 Gbit/s of PCIe I/O
- 4-8x VSPA3-16@ < 640 MHz (=1.3 TFLOP)
- Floating point SIMD compute, 32 CMAC HP /clock
- 2 MB on-chip SRAM