The PCAL9538A is a low-voltage 8-bit General Purpose Input/Output (GPIO) expander with interrupt and reset for I²C-bus/SMBus applications. NXP® I/O expanders provide simple solutions when additional I/Os are needed while keeping interconnections to a minimum, for example, in ACPI power switches, sensors, push buttons, LEDs, fan control, etc.
In addition to providing a flexible set of GPIOs, the wide VDD range-of 1.65 V to 5.5 V allows the PCAL9538A to interface with next-generation microprocessors and microcontrollers where supply levels are dropping down to conserve power.
The PCAL9538A contains the PCA9538A register set of four 8-bit Configuration, Input, Output, and Polarity Inversion registers, and additionally, the PCAL9538A has Agile I/O, which are additional features specifically designed to enhance the I/O. These additional features are programmable output drive strength, latchable inputs, programmable pull-up/pull-down resistors, maskable interrupt, interrupt status register, programmable open-drain or push-pull outputs.
The PCAL9538A is a pin-to-pin replacement for the PCA9538, however, the PCAL9538A powers up with all I/O interrupt masked. This mask default allows for a board bring-up free of a spurious interrupt at power-up.
The PCAL9538A open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system that an input state has changed.
INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C-bus. Thus, the PCAL9538A can remain a simple follower device.
The device outputs have 25 mA sink capabilities for directly driving LEDs while consuming low device current.
The power-on reset sets the registers to their default values and initializes the device state machine. In the PCAL9538A, the RESET pin causes the same reset/default I/O input configuration to occur without de-powering the device, holding the registers and I²C-bus state machine in their default state until the RESET input is once again HIGH. This input requires a pull-up to VDD.
Two hardware pins (A0, A1) select the fixed I²C-bus address and allow up to four devices to share the same I²C-bus/SMBus.