12-Bit GTL-/GTL/GTL+-to-LVTTL Translator

GTL2107PW

See product image

Product Details

Select a section:

Block Diagram

Choose a diagram:

GTL2107 Block Diagram

GTL2107 Block Diagram

Block diagram: GTL2107PW

Features

  • Operates as a GTL to LVTTL sampling receiver or LVTTL to GTL driver
  • Operates at GTL, GTL+ or GTL− levels
  • EN1 and EN2 enable control
  • 3.0 V to 3.6 V operation
  • LVTTL I/O not 5 V tolerant
  • Series termination on the LVTTL outputs of 30 Ω
  • ESD protection exceeds 2000 V HBM per JESD22−A114, 150 V MM per JESD22-A115, and 1000 V CDM per JESD22−C101
  • Latch-up testing is done to JEDEC Standard JESD78 Class II, Level A which exceeds 500 mA
  • Package offered: TSSOP28

Documentation

Quick reference to our documentation types.

1-5 of 7 documents

Show All

Design Resources

Design Files

2 design files

Engineering Services

2 engineering services

To find a complete list of our partners that support this product, please see our Partner Marketplace.

Support

What do you need help with?