Design Files
2 design files
-
Models
GLT2034 IBIS model
-
Symbols and Footprints
GTL2034PW-TSSOP14-CAD Symbol and PCB Footprint – BXL File
4-Bit GTL-to-GTL Buffer
GTL2034PW Receive alerts
The GTL2034 is a 4-bit GTL-/GTL/GTL+ bus buffer.
The GTL2034 GTL inputs and outputs operate up to 3.6 V, allowing the device to be used in higher voltage open-drain output applications.
Outline 3d SOT402-1
Product Details
Block Diagram
Choose a diagram:
Features
- Operates as a 4-bit GTL-/GTL/GTL+ to GTL-/GTL/GTL+ bus buffer
- 3.0 V to 3.6 V operation
- GTL input and output 3.6 V tolerant
- Vref adjustable from 0.5 V to VCC /2
- Partial power-down permitted
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-CC101
- Latch-up protection exceeds 500 mA per JESD78
- Package offered: TSSOP14
Documentation
Quick reference to our documentation types.
1-5 of 7 documents
-
Data Sheet
4-bit GTL to GTL buffer
-
Application Note
AN10216
-
Package Information
plastic thin shrink small outline package; 14 leads; body width 4.4 mm
Design Resources
Hardware
Engineering Services
To get further assistance directly from NXP, please see our Engineering Services.
2 engineering services
-
Independent Design House (IDH)
Embedded Software Design
-
Independent Design House (IDH)
Hardware Design Services
To find a complete list of our partners that support this product, please see our Partner Marketplace.