The GTL2018 is an octal translating transceiver designed for 3.3 V LVTTL system interface with a GTL-/GTL/GTL+ bus.
The direction pin (DIR) allows the part to function as either a GTL-to-LVTTL sampling receiver or as an LVTTL-to-GTL interface.
The GTL2018 LVTTL inputs (only) are tolerant up to 5.5 V, allowing direct access to TTL or 5 V CMOS inputs.
Quick reference to our documentation types.
1-5 of 7 documents
1 design file
1 hardware offering
To get further assistance directly from NXP, please see our Engineering Services.
2 engineering services
To find a complete list of our partners that support this product, please see our Partner Marketplace.
