The GTL2005 is a quad translating transceiver designed for 3.3 V system interface with a GTL/GTL+ bus.
The direction pin (DIR) allows the part to function as either a GTL-to-TTL sampling receiver or as a TTL-to-GTL interface.
The GTL2005 LVTTL interface is tolerant up to 5.5 V allowing direct access to TTL or 5 V CMOS outputs.
The GTL2005 Vref linearity degrades below 0.8 V (see Section 10.1). If the application allows, use the GTL2014, otherwise more closely review noise margins.
Quick reference to our documentation types.
1-5 of 10 documents
2 design files
1 hardware offering
To get further assistance directly from NXP, please see our Engineering Services.
2 engineering services
To find a complete list of our partners that support this product, please see our Partner Marketplace.
