Kinetis® K27-150 MHz, 2x USB, 2MB Flash, 1MB SRAM Microcontrollers (MCUs) based on Arm® Cortex®-M4 Core

Product Details

Block Diagram

Kinetis K27/K28 USB MCUs Block Diagram

Kinetis K27/K28 USB MCUs Block Diagram

Features

Performance

  • 150 MHz (max) Arm Cortex-M4 with DSP instructions and Single Precision Floating Point unit (FPU)
  • 32-channel DMA with asynchronous support in Stop mode
  • Cross bar switch enables concurrent multi-leader bus accesses, increasing bus bandwidth

Ultra-Low-Power

  • Active run power consumption @120MHz: <302 µA/MHz (TYP)(@25C) running from internal flash
  • Static power consumption down to <11 µA with full 1 MB SRAM retention and <6 µS wakeup
  • Lowest static mode down to 254 nA (VLLS0)

Memory

  • 2 MB dual bank embedded program flash
  • 1 MB of SRAM
  • 8 KB I/D Cache + 8 KB System Cache
  • 32-bit SDRAM controller
  • QuadSPI interface with eXecution-In-Place (XiP)

Mixed-Signal Capability

  • 16-bit SAR ADC: Up to 18ch Single-Ended / 3ch Differential
  • 12-bit DAC
  • Two analog comparators (CMP) containing a 6-bit DAC and programmable reference input
  • 1.2V Analog voltage reference

Timing and Control

  • One 4-ch Periodic interrupt timer
  • Two 16-bit low-power timer PWM modules
  • Two 8-ch motor control/general purpose/PWM timers
  • Two 2-ch quadrature decoder/general purpose timers
  • Real-time clock with independent 3.6 V power domain
  • Programmable delay block

Human-Machine Interface (HMI)

  • 32-ch Programmable module (FlexIO) to emulate various serial, parallel or custom interfaces

Connectivity and Communications

  • Dual USB Controllers: High-Speed (HS) w/ integrated HS PHY + crystal-less Full-Speed (FS) operations
  • Five Low Power UART (LPUART) modules
  • Two I2S modules for audio system interfacing and four I2C modules
  • Four SPI modules (One supports up to 40 Mbps)
  • 32-ch Programmable module (FlexIO) to emulate various serial, parallel or custom interfaces
  • Secure Digital Host Controller (SDHC)

Reliability, Safety and Security

  • Cyclic redundancy check (CRC) engine validates memory contents and communication data, increasing system reliability
  • True random number generator (TRNG)
  • Memory Mapped Crypto Acceleration Unit (MMCAU): DES, 3DES, AES, MD5, SHA-1 and SHA-256

Comparison Table

Kinetis MCU
sub-family
Part # Mask Set Flash SRAM PMC Packages Development
Board
K27 MK27FN2M0AVMI15 3N96T
(recommended)
2MB 1MB No169 MABPGA FRDM-K28F
MK27FN2M0VMI15 2N96T
K28MK28FN2M0ACAU15R 3N96T
(recommended)
Yes210 WLCSP
MK28FN2M0AVMI15 169 MAPBGA
MK28FN2M0CAU15R 2N96T210 WLCSP
MK28FN2M0VMI15 169 MAPBGA

MCUXpresso Software and Tools

Design Resources

Documentation

Quick reference to our documentation types.

1-5 of 59 documents

Show All

Design Files

2 design files

Hardware

1-5 of 9 hardware offerings

Show All

Software

1-5 of 7 software files

Show All

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

1-5 of 13 engineering services

Show All

To find a complete list of our partners that support this product, please see our Partner Marketplace.

Training

5 trainings