Technical content and expertise to help jump start your design and get you to production faster.
Start your designDownload our latest development and embedded software solutions.
Expedite time-to-market with our extensive lineup of development kits.
Jump-start your design with proven hardware and software solutions.
Get the latest specifications in our technical documentation library.
Further your technical expertise with online and in-person instruction.
Get comprehensive paid support to fast-track your product development.
Design ideas, demo videos, quality answers. Connect with NXP professionals and other knowledgeable designers ready to help.
Software, documentation, evaluation tools. The resources to build comprehensive solutions and accelerate your time to market.
Access our design resource libraryWe're always looking for passionate and talented people to work with us.
Join our teamThe i.MX RT600 is a crossover MCU family optimized for 32-bit immersive audio playback and voice user interface applications combining a high-performance Cadence® Tensilica® HiFi 4 audio DSP core with a next-generation Cortex-M33 core. The i.MX RT600 family of crossover MCUs is designed to unlock the potential of voice-assisted end nodes with a secure, power-optimized embedded processor.
The i.MX RT600 family provides up to 4.5MB of on-chip SRAM and several high-bandwidth interfaces to access off-chip flash, including an Octal/Quad SPI interface with an on-the-fly decryption engine. In addition, the family offers a rich set of peripherals, integrated security* and extremely low-power consumption with reduced power modes and fast wake-up times.
*The i.MX RT600 MCU family, a part of the EdgeLock Assurance program, offers on-chip security capabilities and is built on a foundation of secure boot, secure debug and secure life cycle management designed to resist remote and software local attacks.
Evaluation and Development Boards
The i.MX RT600 crossover MCU, part of the EdgeLock Assurance program, is designed to meet industry standards and follows NXP's security-by-design approach.