Layerscape 2088A and 2048A Multicore Communications Processors

What do you need help with?

Layerscape Communication Processors Training Catalog

View all

Part 5| Configuring the Core, Understanding the Arm v8 exception level processing (EL0 through EL3) and the Generic Interrupt Controller v3 (GICv3) logic on the latest LS series processors

Part 1| Introduction, This session will provide an overview of the QorIQ security accelerator block, its device driver, and its use in IPsec and SSL acceleration.

Overview of the LS2 and LS1088 processors, including the interfaces supported by the LS family, considerations while designing with these devices and use case examples.


Engineering Services