Layerscape® 1012A Low Power Processor

Click over video to play

Product Details

Select a section:

Block Diagram

LS1012A Block Diagram

LS1012A Block Diagram


Core Complex

  • Single 600 MHz or 1GHz Arm® Cortex®-A53 core
  • 32 KB-I and 32 KB-D ECC protected cache
  • 256 KB L2 ECC protected cache
  • Over 4000 Coremarks performance

Networking Elements

  • Three-lane SerDes up to 6 GHz multiplexed across controllers supporting
    • One PCI Express® Gen 2 interface
    • One SATA 3.0 Interface
    • Two 1Gb or 2.5Gb Ethernet Controllers

Accelerators and Memory Controllers

  • Packet Forwarding Engine
  • Integrated security engine (SEC)
  • 16-bit DDR3L Memory Controller
  • QuadSPI Flash Memory Interface

Basic Peripherals and Interconnect

  • 1x USB 3.0 + PHY
  • 1x USB 2.0 + ULPI
  • 1x SPI, 2x I2C
  • 2x SD3.0 / SDIO / eMMC
  • 2x UART
  • 5x I2S

Additional Features

  • QorIQ® Trust Architecture
  • Arm TrustZone
  • 9.6 x 9.6mm L-BGA package


Quick reference to our documentation types.

1-5 of 27 documents

Show All

Design Resources


5 hardware offerings


1-5 of 7 software files

Show All

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

1-5 of 14 engineering services

Show All

To find a complete list of our partners that support this product, please see our Partner Marketplace.


4 trainings


What do you need help with?