Layerscape® Access LA1200 Programmable Baseband Processor

LA1200
  • Preproduction
  • This page contains information on a preproduction product. Specifications and information herein are subject to change without notice. For additional information contact support or your sales representative.

The Layerscape LA1200 is a programmable baseband processor 5G-NR fixed wireless edge access and 3GPP infrastructure equipment. LA1200 also enables unprecedented flexibility with PHY/baseband processing for O-RAN functional split options, proprietary applications and value added differentiation.

  • > 1 TFLOPs VSPA Vector Engine performance
  • Integrated High Speed and Low Speed ADC/DACs for mmWave and sub-6 GHz applications
  • High performance Polar and LDCP Forward Error Correction / HARQ engine
  • 50 Gbit/s of PCIe I/O

Layerscape processors are part of NXP's EdgeVerse™ edge computing platform.

This page contains information on a preproduction product. Specifications and information herein are subject to change without notice.

For additional information and sample availability, contact your local NXP® Sales Office

Product Details

Select a section:

Block Diagram

Layerscape Access LA1200 Block Diagram

Layerscape Access LA1200 Block Diagram
Get diagram PDF

Features

Core and Memory complex

  • 4x e200 32-bit CPUs
  • RF Management/control
  • Timing, frame structure control
  • 4-8x VSPA3-16@ < 640 MHz (=1.3 TFLOP)
  • Floating point SIMD compute, 32 CMAC HP /clock
  • 2 MB on-chip SRAM

Connectivity and I/O

  • 2x PCIe gen3 up to 8 lanes total
  • 2x {I+Q} 4 GSP/s ADC/DAC complex
  • Dual channel, < 1 GHz RF channel b/w mmWave bands
  • 2-4x {I+Q} 425 MSP/s ADC/850 MSPS DAC complex
  • Dual channel, < 200 MHz RF channel b/w < 7 GHz bands

Acceleration

  • Forward Error Correction: LDPC (5G/3GPP, gNB/UE)
  • Forward Error Correction: Polar (5G/3GPP, gNB/UE)
  • Forward Error Correction: LDPC (802.11ad/ay)

Low speed I/O and RFIC control

  • Low-speed SPI/JTAG/UART/I2C
  • Fast RFIC management through LVDS interface
  • On-chip PLL, timebase / frame timer generator

Design Resources

Select a section:

Documentation

Quick reference to our documentation types.

Filters

2 documents

Hardware

Filters

1 hardware offering

Software

Filters

1 software file

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

2 engineering services

To find a complete list of our partners that support this product, please see our Partner Marketplace.

Training

Filters

1 trainings

Support

What do you need help with?

Search