PowerQUICC® II Pro Processor with DDR2, TDM, PCI, Security, USB, QUICC Engine® with 1 GB Ethernet, UTOPIA

For best experience this site requires Javascript to be enabled. To enable on your browser, follow our accessibility instructions.

Our MPC8360E PowerQUICC^® II Pro family of integrated communications processors is a next-generation extension of the popular PowerQUICC II line containing cores built on Power Architecture^® technology. The MPC8360E family incorporates a next-generation communications engine, the QUICC Engine^®. supporting a wide range of protocols, including Gigabit Ethernet (GbE) and OC-12 asynchronous transfer mode (ATM)/packet over SONET (POS). Additional enhancements include the e300 core (enhanced version of the 603e™ core with larger caches), scaling up to 667 MHz, a double data rate (DDR) memory controller and the integrated security engine.

The MPC8360E PowerQUICC II Pro communications processor's advanced features make it suitable for today and tomorrow's wired and wireless access equipment, as well as small and medium enterprise networking equipment. Target applications include multitenant units (MTUs), DSL access multiplexers (DSLAMs), wireless basestations, multi-and fixed-subscriber access nodes, add/drop multiplexers and routers.

The MPC8358E processor, a member of the MPC8360E PowerQUICC II Pro family, is pin-compatible with the MPC8360E. The MPC8358E offers a cost-effective, low-power processing solution that meets the performance requirements for broadband access applications, such as small-to-medium enterprise (SME) routers, low-end DSLAMs and IP private automatic branch exchange (PABX) systems.

e300 System-on-Chip Platform
The MPC8360E PowerQUICC II Pro family is based on the e300 system-on-chip (SoC) platform. This makes it easy and fast to add or remove functional blocks and develop additional SoC-based family members for emerging markets. At the heart of the e300 SoC platform is Our e300 core built on Power Architecture technology. The e300 core is an enhanced version of the 603e core used in previous-generation PowerQUICC II processors.

Enhancements include twice as much L1 cache (32 KB data cache and 32 KB instruction cache) with integrated parity checking and other performance-enhancing features. The e300 core is software-compatible with existing 603e core-based products.

Connectivity
The MPC8360E processor is designed to support a wide range of communications interfaces, such as MII, RMII, GMII, TBI, RTBI, NMSI, UTOPIA, POS and TDM. The dual 32-bit DDR memory controllers help to ensure high-speed memory access and a local system bus operating up to 133 MHz. Additional system connectivity is supplied by dual UART, dual inter-integrated circuit (I²C), dual serial peripheral interface (SPI), PCI interfaces and universal serial bus (USB) interface (USB 2.0 full-/low-speed compatible).

Integrated Security
The MPC8360E and MPC8358E processors feature integrated security with the powerful integrated security engine derived from Our security coprocessor product line. Integrated security supports DES, 3DES, MD-5, SHA-1, AES and ARC-4 encryption algorithms, as well as a public key accelerator and an on-chip random number generator. The integrated security engine is capable of single-pass encryption and authentication, as required by IPsec, the IEEE^® 802.11i standard and other security protocols.

Typical Applications
DSL infrastructure DSLAMs MTUs	Add/drop multiplexers and digital cross connects Multiservice access nodes (MSAN)
Wireless infrastructure Base transceiver station (BTS) Basestation controller (BSC) Radio network controller (RNC) Node B	Small and medium enterprise (SME) routers Intrusion detection/protection system (IDS/IPS) Secure VPN Firewall
Integrated voice routers and digital IP-based private automatic branch exchange (PABX)

Data Sheet

Reference Manual

Product Details

Block Diagram

Freescale PowerQUICC MPC8360E Communications Processor Block Diagram

Get diagram PDF

Features

e300 core operating from 266 MHz to 667 MHz
- 32-bit, high-performance superscalar core
- 1,261 MIPS at 667 MHz; 503 MIPS at 266 MHz
- Double-precision floating point, integer, load/store, system register branch processor units and 32 KB data and 32 KB instruction cache with line-locking support
QUICC Engine^® initially operating up to 500 MHz
- Two 32-bit RISC controllers for flexible support of the communications peripherals
- Eight unified communication controllers (UCCs) supporting the following protocols and interfaces:
- 10/100/1000 Mbps Ethernet
- ATM SAR supporting AAL5, AAL2, AAL1,AAL0, TM 4.0 CBR,VBR, UBR traffic types, up to 64KB external connections
- Inverse multiplexing for ATM (IMA)
- POS up to 622 Mbps
- Transparent
- HDLC
- Multilink, multiclass PPP
- HDLC bus
- UART
- BISYNC
- One multichannel communication controller (MCC) supporting
  - 256 channels with up to eight TDMs
  - Transparent and HDLC mode per channel
  - Support for signaling system number 7 (SS7)
  - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces
- Two UTOPIA/POS interfaces supporting up to 128 multi-PHY each
- Two serial peripheral interface (SPI)
- Eight TDM interfaces (T1/E1)
  - Aggregate bandwidth of 64 kbps and 256 channels
  - Maximum of 16 Mbps and 256 channels on a single TDM link
  - 2,048 bytes of SI RAM (1,024 entries)
  - Eight programmable strobes
  - Bit or byte resolution
  - Independent transmit and receive routing, frame synchronization
  - Supports T1, CEPT, T1/E1, T3/E3, pulse-code modulation highway, ISDNprimary/basic rate, NXP^® interchip digital link (IDL) and user-defined TDM serial interfaces
- 16 independent baud rate generators
- Four independent 16-bit timers that can be interconnected as two 32-bit timers
- Two SPI ports that can be configured as an Ethernet management port for management data input/output (MDIO), while the other can be configured for low-cost serial peripherals; the SPI also has a CPU mode that can be configured by the CPU and not through the QUICC Engine
USB interface (USB 2.0 full-/low-speed compatible)
DDR memory controller
- Programmable timing supporting both DDR1 and DDR2 SDRAM
- 2 x 32-bit or 1 x 64-bit data interface; up to 333 MHz data rate
- Four banks of memory, each up to 1 GB
- Full ECC support
PCI interface
- One 32-bit PCI 2.2 bus controller (3.3V I/O; up to 66 MHz)
Integrated security (MPC8360E and MPC8358E only)
- Public key execution (RSA and Diffie-Hellman)
- Data encryption standard execution (DES and 3DES)
- Advanced encryption standard (AES) execution
- ARC-4 execution (RC4-compatible algorithm)
- Message digest execution (SHA, MD5, HMAC)
- Random number generation (RNG)
Local bus controller
- Multiplexed 32-bit address and data operating up to 133 MHz
- 32-, 16- and 8-bit port sizes controlled by on-chip memory controller
Dual UART (DUART)
Dual I²C interfaces (controller or target mode)
Four-channel DMA controller
General-purpose parallel I/O
IEEE 1149.1 JTAG test access port
Package option: 37.5 mm x 37.5 mm 740 TBGA
Process technology: 130 nm CMOS
Voltage: 1.2-volt core voltage with 3.3 and 2.5-volt I/O
This product is included in NXP’s product longevity program, with assured supply for a minimum of 10 years after launch

Design Files

1 design file

Clear all

^{Printed Circuit Boards and Schematics}
MPC8360E Orcad Symbol File

ZIPRev 2Aug 21, 200666.3 KBMPC8360EORCSYM
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue