Technical content and expertise to help jump start your design and get you to production faster.
Start your designDownload our latest development and embedded software solutions.
Expedite time-to-market with our extensive lineup of development kits.
Jump-start your design with proven hardware and software solutions.
Get the latest specifications in our technical documentation library.
Further your technical expertise with online and in-person instruction.
Get comprehensive paid support to fast-track your product development.
The MPC7447A processor is a high-performance, low-power, 32-bit implementation of the RISC architecture. Key architectural features include 512 KB of on-chip L2 cache, a 64-bit bus interface and a full 128-bit implementation of Our AltiVec®™ technology. MPC7447A processors are ideal for leading-edge computing, embedded network control and signal processing applications.
Designed as pin-compatible replacements for Our MPC7447 products, these new processors have been shown to reach speeds of 1.5 GHz. MPC7447A processors benefit from Our silicon-on-insulator (SOI) process technology, engineered to help deliver significant power savings without sacrificing speed. Low-power versions of the MPC7447A are available.
Embedded Enhancements
The MPC7447A offers eight instruction BAT and data BAT registers to help support lightweight embedded operating systems, enabling more large tables of data. The processors also provide cache locking to the L1 caches so that key performance algorithms and code can be locked in the L1 cache.
Superscalar Microprocessor
MPC7447A processors feature a high-frequency superscalar core based on Power
Architecture technology, capable of issuing four instructions per clock cycle
(three instructions plus one branch) into 11 independent execution units:
New Power Management Features
Compatability and Support
Superscalar Microprocessor
MPC7447A processors feature a high-frequency superscalar core based on Power
Architecture technology, capable of issuing four instructions per clock cycle
(three instructions plus one branch) into 11 independent execution units:
New Power Management Features
Compatability and Support