

# S32E27

## S32E2 Data Sheet

Rev. 6 — 9 July 2025

Product Data Sheet

- This document provides electrical specifications for S32E2, which includes the Application Extension (AE) subsystem.
- For functional characteristics and the programming model, see the S32E2 Reference Manual.



## 1 Introduction: S32E2/S32Z2 Family

### 1.1 Overview

S32E2 and S32Z2 are 32-bit Arm®-based real-time processors. They target real-time applications that require low latency and high performance, including applications for:

- Braking
- Hybrid and electric vehicles (HEVs/EVs)
- Safety
- Chassis
- Domain control

S32E2 builds on and expands NXP's HEV/EV portfolio that includes products such as MPC5744P, MPC5777C, MPC5775B, and MPC5775E. S32E2 is an EV integration platform that supports applications such as:

- Electric traction motor control
- Hybrid control unit (HCU) control
- Advanced combustion engine management

S32Z2 is a safety and domain controller that supports applications such as:

- Drive-by-wire
- Chassis control
- Autonomous vehicle drive control
- Domain control
- Battery management systems (BMS)

S32E2 and S32Z2 are developed with 16 nm FinFET technology and target ISO 26262 Automotive Safety Integrity Level D (ASIL D).

### 1.2 Block diagram

[Figure 1](#) shows the chip components. In this figure, orange component blocks vary across S32E2 and S32Z2. For details, see [Feature summary](#).




Figure 1. Chip block diagram

### 1.3 Feature summary

S32E2 and S32Z2 features include:

- Two core clusters, each of which:
  - Has four Arm Cortex®-R52 cores operating in two lockstep pairs, offering ASIL D performance with more than 6 kDMIPS
  - Can operate in non-lockstep, offering a total of up to 12 kDMIPS
- Arm Cortex-M33 system manager core operating in lockstep
- ISO 26262 ASIL D, including fail-operational modes, targeted throughout
- 25 GFLOPs math coprocessor and Arm Neon™ single instruction multiple data (SIMD) technology to execute advanced control algorithms
- Hardware support for virtualization throughout the system, from core to pin, to enable multi-application integration with freedom from interference
- Flash-memory options of 0, 16, 32, and 64 MB for S32E2 (all S32Z2 devices have 0 MB)
- Low-Power Double Data Rate flash-memory (LPDDR-F) interface supporting:
  - LPDDR flash memory for larger code footprints
  - LPDDR4 DRAM for temporary buffer storage
- Flexible low-latency communications engine (FlexLLCE), operating safely and securely with lockstep AES accelerator, to support CAN communications
- Zero-downtime over-the-air (OTA) updates
- Multiple options for motor control and combustion engine management:
  - GTM (optional for both S32E2 and S32Z2)
  - FlexPWM (S32E2 only)
  - eMIOS

Table 1. Feature summary

| Feature                           | S32E2                                                                                                                                                                                                                                                                                                                                 | S32Z2                        |                              |
|-----------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|------------------------------|
| Package: MAPBGA with 0.8 mm pitch | 27 mm × 27 mm with 975 balls                                                                                                                                                                                                                                                                                                          | 21 mm × 21 mm with 594 balls | 17 mm × 17 mm with 400 balls |
| Core complex                      |                                                                                                                                                                                                                                                                                                                                       |                              |                              |
| Cores                             | 8 Arm Cortex-R52 processors arranged in 2 identical clusters <ul style="list-style-type: none"> <li>• Each cluster contains 4 cores organized as 2 lockstep pairs: 2 usable cores and 2 shadow cores.</li> <li>• The 4 cores in each cluster can operate in a split-lock configuration, resulting in up to 8 usable cores.</li> </ul> |                              |                              |
| Core operating frequency          | 800 MHz (nominal) up to 1 GHz                                                                                                                                                                                                                                                                                                         |                              |                              |
| Core performance                  | <ul style="list-style-type: none"> <li>• 8 non-lockstep cores: 13 kDMIPS (800 MHz), 16 kDMIPS (1 GHz)</li> <li>• 2 lockstep core pairs and 4 non-lockstep cores: 10 kDMIPS (800 MHz), 12 kDMIPS (1 GHz)</li> <li>• 4 lockstep core pairs: 6.5 kDMIPS (800 MHz), 8 kDMIPS (1 GHz)</li> </ul>                                           |                              |                              |

Table continues on the next page...

Table 1. Feature summary...continued

| Feature                                                      | S32E2                                                                                            | S32Z2                        |                              |
|--------------------------------------------------------------|--------------------------------------------------------------------------------------------------|------------------------------|------------------------------|
| Package: MAPBGA with 0.8 mm pitch                            | 27 mm × 27 mm with 975 balls                                                                     | 21 mm × 21 mm with 594 balls | 17 mm × 17 mm with 400 balls |
| Arm Neon SIMD technology                                     | 8 Neon—1 per core                                                                                |                              |                              |
| Floating-Point Unit (FPU)                                    | 1 single-precision FPU per core                                                                  |                              |                              |
|                                                              | 1 double-precision FPU (Neon) per core                                                           |                              |                              |
| Tightly Coupled Memory (TCM)                                 | Per core:                                                                                        |                              |                              |
|                                                              | TCM instance                                                                                     | Size                         | Wait states                  |
|                                                              | TCMA                                                                                             | 64 KB                        | 1                            |
|                                                              | TCMB                                                                                             | 16 KB                        | 0                            |
|                                                              | TCMC                                                                                             | 16 KB                        | 1                            |
|                                                              |                                                                                                  |                              |                              |
| Cache memory                                                 | 32 KB I-cache and 16 KB D-cache per core                                                         |                              |                              |
| L2 cache memory                                              | 2 MB, reusable as code RAM: 1 MB per core cluster                                                |                              |                              |
| System manager core                                          | 1 Arm Cortex-M33 processor lockstep pair                                                         |                              |                              |
| Memory                                                       |                                                                                                  |                              |                              |
| Data RAM                                                     | 2 MB arranged as 1 MB per core cluster                                                           |                              |                              |
| Code RAM                                                     | 14 MB arranged as 7 MB per core cluster                                                          |                              |                              |
| System RAM                                                   | 1 MB                                                                                             |                              |                              |
| Flash memory                                                 | 0, 16, 32, or 64 MB, with ECC<br>Zero-downtime OTA support                                       | —                            |                              |
| Electrically Erasable Programmable Read-Only Memory (EEPROM) | 512 KB: arranged as eight 64 KB sectors, with 4 read-while-write partitions for EEPROM emulation | —                            |                              |
| Memory protection                                            |                                                                                                  |                              |                              |
| Core Memory Protection Unit (MPU)                            | Level 1: 20 regions                                                                              |                              |                              |
|                                                              | Level 2: 20 regions for hypervisor support                                                       |                              |                              |
| Extended Resource Domain Controller (XRDC)                   | 16 domains (region descriptors allocated for each peripheral and 16 for SRAM)                    |                              |                              |
| Accelerators                                                 |                                                                                                  |                              |                              |
| Math coprocessor (optional)                                  | 25 GFLOPs                                                                                        |                              |                              |
| External memory interfaces                                   |                                                                                                  |                              |                              |
| LPDDR flash memory / DRAM interface                          | LPDDR4-1600 (×16, 800 MHz)                                                                       |                              | —                            |

Table continues on the next page...

Table 1. Feature summary...continued

| Feature                                             | S32E2                                                                                                                                                                                                                                              | S32Z2                        |                              |
|-----------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|------------------------------|
| Package: MAPBGA with 0.8 mm pitch                   | 27 mm × 27 mm with 975 balls                                                                                                                                                                                                                       | 21 mm × 21 mm with 594 balls | 17 mm × 17 mm with 400 balls |
| Quad Serial Peripheral Interface (QuadSPI)          | 1 (2 on 0 MB flash memory version) supporting interfaces for: <ul style="list-style-type: none"><li>NOR flash memory: up to 200 MHz DDR octal flash memory (×1, ×4, ×8 SDR/DDR possible)</li><li>HyperRAM: up to 166 MHz with inline ECC</li></ul> |                              |                              |
| Ultra Secured Digital Host Controller (uSDHC)       | 1 (supports SD and eMMC)                                                                                                                                                                                                                           |                              |                              |
| Enhanced Direct Memory Access (eDMA) modules        |                                                                                                                                                                                                                                                    |                              |                              |
| System eDMA controller                              | 1 lockstep pair with 32 channels and Cyclic Redundancy Check (CRC)                                                                                                                                                                                 |                              |                              |
| Peripheral eDMA controllers                         | 1 with 32 channels<br>3 with 16 channels each                                                                                                                                                                                                      |                              |                              |
| Application Extension eDMA (eDMA_AE)                | 1 with 16 channels                                                                                                                                                                                                                                 | —                            |                              |
| Debug                                               |                                                                                                                                                                                                                                                    |                              |                              |
| Trace                                               | Aurora, 4 lanes, 5 Gbit/s per lane with data input through Zipwire                                                                                                                                                                                 |                              |                              |
| Peripherals                                         |                                                                                                                                                                                                                                                    |                              |                              |
| Analog-to-digital converters (ADCs): 3.3 V or 5.0 V | Five 12-bit Successive Approximation (SAR) ADCs (68 channels total)                                                                                                                                                                                | —                            |                              |
| ADCs: 1.8 V                                         | Two 12-bit SAR ADCs (8 channels total)                                                                                                                                                                                                             |                              |                              |
| Motor control peripherals                           | 2 FlexPWMs (12 channels each)                                                                                                                                                                                                                      | —                            |                              |
|                                                     | 4 eTimers (6 channels each)                                                                                                                                                                                                                        | —                            |                              |
|                                                     | 3 Cross-Triggering Units (CTUs)                                                                                                                                                                                                                    | 1 CTU                        |                              |
|                                                     | 1 SINC (4 channels)                                                                                                                                                                                                                                | —                            |                              |
| Timer modules                                       | 4-cluster Generic Timer Module (GTM4), up to 400 MHz, with high-resolution PWM support (optional)                                                                                                                                                  |                              |                              |
|                                                     | 2 Enhanced Modular Input/Output Subsystems (eMIOSs) (24 channels each)                                                                                                                                                                             |                              |                              |
| Logic Control Units (LCUs)                          | 2                                                                                                                                                                                                                                                  |                              |                              |
| Periodic Interrupt Timers (PITs)                    | 14                                                                                                                                                                                                                                                 | 13                           |                              |
| Software Watchdog Timers (SWTs)                     | 13                                                                                                                                                                                                                                                 |                              |                              |
| System Timer Modules (STMs)                         | 13                                                                                                                                                                                                                                                 |                              |                              |
| Semaphores2 (SEMA42)                                | 9                                                                                                                                                                                                                                                  |                              |                              |

Table continues on the next page...

Table 1. Feature summary...continued

| Feature                                             | S32E2                                                                                 | S32Z2                        |                                    |
|-----------------------------------------------------|---------------------------------------------------------------------------------------|------------------------------|------------------------------------|
| Package: MAPBGA with 0.8 mm pitch                   | 27 mm × 27 mm with 975 balls                                                          | 21 mm × 21 mm with 594 balls | 17 mm × 17 mm with 400 balls       |
| Cyclic Redundancy Check (CRC)                       | 8                                                                                     |                              |                                    |
| Communications                                      |                                                                                       |                              |                                    |
| CANEXCEL (CANXL)                                    | 2                                                                                     |                              |                                    |
| FlexCAN FD (CAN)                                    | 24                                                                                    |                              |                                    |
| FlexRay Communication Controller (FlexRay)          | 2 dual-channel                                                                        |                              | 1 dual-channel or 2 single-channel |
| LINFlexD                                            | 12                                                                                    |                              |                                    |
| Ethernet (MAC)                                      | 2 Ethernet controllers supporting 10/100 Mbit/s MII/RMII and 10/100/1000 Mbit/s RGMII |                              |                                    |
| Ethernet switch                                     | 1                                                                                     |                              |                                    |
| Peripheral Sensor Interface (PSI5)                  | 2 (4 channels each)                                                                   |                              | 1 (4 channels)                     |
| Peripheral Sensor Interface-Support Module (PSI5_S) | 2                                                                                     |                              | 1                                  |
| Serial Peripheral Interface (SPI)                   | 10                                                                                    |                              | 8                                  |
| MicroSecond Channel (MSC)                           | 1 that includes 1 LINFlexD and 1 LVDS deserial SPI (DSPI)                             |                              |                                    |
| Single Edge Nibble Transmission (SENT)              | 2 (8 channels each)                                                                   |                              | 1 (8 channels)                     |
| Zipwire                                             | 2                                                                                     |                              | 1                                  |
| Improved Inter-Integrated Circuit (I3C)             | 1                                                                                     |                              |                                    |
| Low-Power Inter-Integrated Circuit (LPI2C)          | 2                                                                                     |                              |                                    |
| Security                                            |                                                                                       |                              |                                    |
| Hardware Security Engine (HSE)                      | Yes                                                                                   |                              |                                    |
| Lockstep AES encryption module                      | Yes                                                                                   |                              |                                    |
| In-line Encryption Engine (IEE)                     | Yes                                                                                   |                              |                                    |
| Functional safety                                   |                                                                                       |                              |                                    |
| Safety                                              | ISO 26262 Safety Element out of Context (SEooC) ASIL D                                |                              |                                    |
|                                                     | Flexible core recovery options                                                        |                              |                                    |
| Memory Built-In Self-Test (MBIST)                   | Yes                                                                                   |                              |                                    |
| On-chip temperature sensors and monitoring          | Yes                                                                                   |                              |                                    |
| Packaging                                           |                                                                                       |                              |                                    |
| Temperature range                                   | T <sub>A</sub> = −40 °C to 125 °C                                                     |                              |                                    |

Table continues on the next page...

Table 1. Feature summary...continued

| Feature                           | S32E2                           | S32Z2                        |                              |
|-----------------------------------|---------------------------------|------------------------------|------------------------------|
| Package: MAPBGA with 0.8 mm pitch | 27 mm × 27 mm with 975 balls    | 21 mm × 21 mm with 594 balls | 17 mm × 17 mm with 400 balls |
|                                   | T <sub>J</sub> maximum = 150 °C |                              |                              |

## 2 Ordering information

|                        |           |       |                                             |                                                                                                                                       |                                                                                                                                                                                                                       |
|------------------------|-----------|-------|---------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Production part number | <b>S</b>  | 1     | Qualification status                        | <b>1<sup>st</sup> character</b><br>Qualification status<br>P = Engineering prototype samples<br>S = Automotive qualified product      | <b>9<sup>th</sup> character</b><br>DSP/ML<br>A = No DSP/ML<br>B = DSP/ML                                                                                                                                              |
|                        | <b>32</b> | 2-3   | Product type/brand                          |                                                                                                                                       |                                                                                                                                                                                                                       |
|                        | <b>E</b>  | 4     | Application family                          | <b>2<sup>nd</sup> and 3<sup>rd</sup> characters</b><br>Product type/brand<br>32 = Automotive microcontroller/microprocessor           | <b>10<sup>th</sup> character</b><br>Arm Cortex-R52 core frequency<br>B = 600 MHz<br>C = 800 MHz<br>D = 900 MHz<br>E = 1 GHz                                                                                           |
|                        | <b>2</b>  | 5     | Family designation                          |                                                                                                                                       |                                                                                                                                                                                                                       |
|                        | <b>7</b>  | 6     | GTM timer                                   | <b>4<sup>th</sup> character</b><br>Application family<br>Z = Discrete controller<br>E = Controller + actuation                        | <b>11<sup>th</sup> character</b><br>Fab and revision of digital die<br>A = TSMC14, initial production version of digital die                                                                                          |
|                        | <b>7</b>  | 7     | Flash memory size                           |                                                                                                                                       |                                                                                                                                                                                                                       |
|                        | <b>A</b>  | 8     | Product type                                | <b>5<sup>th</sup> character</b><br>Family designation<br>2 = 16 nm, 8-core                                                            | <b>12<sup>th</sup> character</b><br>Fab and revision of analog die<br>A = TSMC14B, initial production version of analog die                                                                                           |
|                        | <b>A</b>  | 9     | DSP/ML                                      | <b>6<sup>th</sup> character</b><br>GTM 4.x timer<br>7 = Without GTM<br>8 = With GTM                                                   | <b>13<sup>th</sup> character</b><br>Temperature range<br>M = -40°C to 125°C T <sub>A</sub> (150°C T <sub>J</sub> )<br>V = -40°C to 105°C T <sub>A</sub> (125°C T <sub>J</sub> )                                       |
|                        | <b>C</b>  | 10    | Cortex-R52 core frequency                   | <b>7<sup>th</sup> character</b><br>Flash memory size: All S32Z2 devices have 0 MB.<br>0 = 0 MB<br>7 = 16 MB<br>8 = 32 MB<br>9 = 64 MB | <b>14<sup>th</sup> and 15<sup>th</sup> characters</b><br>Package code<br>JE = 17 mm × 17 mm, 0.8 mm pitch, 400 MAPBGA<br>JF = 21 mm × 21 mm, 0.8 mm pitch, 594 MAPBGA<br>JG = 27 mm × 27 mm, 0.8 mm pitch, 975 MAPBGA |
|                        | <b>AA</b> | 11-12 | Fab and revision of digital and analog dies |                                                                                                                                       |                                                                                                                                                                                                                       |
|                        | <b>M</b>  | 13    | Temperature range                           | <b>8<sup>th</sup> character</b><br>Product type<br>A = Standard security<br>S = Premium security                                      | <b>16<sup>th</sup> character</b><br>Shipping method<br>T = Tray<br>R = Tape and reel                                                                                                                                  |
|                        | <b>XX</b> | 14-15 | Package code                                |                                                                                                                                       |                                                                                                                                                                                                                       |
|                        | <b>R</b>  | 16    | Shipping method                             |                                                                                                                                       |                                                                                                                                                                                                                       |

Figure 2. Ordering information

## 3 Electrostatic Discharge (ESD) Characteristics

The following table gives the ESD ratings and test conditions for the device.

Table 2. Electrostatic Discharge (ESD) Characteristics

| Symbol | Description                                          | Min | Typ | Max  | Unit | Condition | Spec Number |
|--------|------------------------------------------------------|-----|-----|------|------|-----------|-------------|
| —      | ESD Human Body Model (HBM) <a href="#">1,2,3</a>     | —   | —   | 2000 | V    | All pins  | —           |
| —      | ESD Charged Device Model (CDM) <a href="#">1,2,4</a> | —   | —   | 250  | V    | All pins  | —           |

1. All ESD testing conforms with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.



2. Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements."
3. This parameter is tested in conformity with AEC-Q100-002
4. This parameter is tested in conformity with AEC-Q100-011.

## 4 Maximum Ratings

### 4.1 Absolute Maximum Ratings

This table defines the absolute maximum ratings for the device in terms of reliability characteristics. Absolute maximum rating specifications are stress ratings only, and functional operation is not guaranteed under these conditions. Functional operating conditions are given in the Operating Conditions section of this document.

#### NOTE

All specifications associated with VIN are measured at the SoC pin.

Table 3. Absolute Maximum Ratings

| Symbol           | Description                                                                                        | Min  | Typ | Max  | Unit | Condition                                                                                                                                                       | Spec Number |
|------------------|----------------------------------------------------------------------------------------------------|------|-----|------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| VDD              | Core voltage Supply <sup>1,2</sup>                                                                 | -0.3 | —   | 0.96 | V    | —                                                                                                                                                               | —           |
| VSS              | Ground Supply <sup>1</sup>                                                                         | -0.3 | —   | 0.3  | V    | —                                                                                                                                                               | —           |
| VDD_LV_PLL_AUR   | Aurora PLL digital voltage supply <sup>1,2</sup>                                                   | -0.3 | —   | 0.96 | V    | —                                                                                                                                                               | —           |
| VDD_ANA          | Supply detector high voltage supply for PMC, ADC voltage supply, TMU voltage supply <sup>1,3</sup> | -0.3 | —   | 2.16 | V    | Reference to VSS_ ADC for ADC                                                                                                                                   | —           |
| VDD_HV_FXOSC_PLL | FXOSC and PLL high voltage supply <sup>1,3</sup>                                                   | -0.3 | —   | 2.16 | V    | Reference to VSS for FXOSC                                                                                                                                      | —           |
| VDD_FIRC         | FIRC high voltage supply <sup>1,3</sup>                                                            | -0.3 | —   | 2.16 | V    | —                                                                                                                                                               | —           |
| VDD_EFUSE        | EFUSE high voltage supply <sup>1,3</sup>                                                           | -0.3 | —   | 2.16 | V    | —                                                                                                                                                               | —           |
| VDD_IO_x         | GPIO 3.3V supply <sup>1,4</sup>                                                                    | -0.3 | —   | 4    | V    | VDD_IO_A_J_POR, VDD_IO_B, VDD_IO_BF, VDD_IO_CD, VDD_IO_EG (21x21 and 17x17 packages), VDD_IO_EIG (27x27 package), VDD_IO_H, VDD_IO_I (21x21 and 17x17 packages) | —           |
| VDD_IO_QSPI_0    | QuadSPI_0 A I/O voltage supply <sup>1,3</sup>                                                      | -0.3 | —   | 2.16 | V    | —                                                                                                                                                               | —           |

Table continues on the next page...

Table 3. Absolute Maximum Ratings...continued

| Symbol            | Description                                                 | Min  | Typ | Max  | Unit | Condition                                                                 | Spec Number |
|-------------------|-------------------------------------------------------------|------|-----|------|------|---------------------------------------------------------------------------|-------------|
| VDD_IO_QSPI_1     | QuadSPI_1 A and B / uSDHC I/O voltage supply <sup>1,4</sup> | -0.3 | —   | 4    | V    | —                                                                         | —           |
| VDD_HV_IO_LFAST   | LFAST I/O voltage supply <sup>1,3</sup>                     | -0.3 | —   | 2.16 | V    | —                                                                         | —           |
| VDD_IO_MSC        | Microsecond channel IO voltage supply <sup>1,3</sup>        | -0.3 | —   | 2.16 | V    | —                                                                         | —           |
| VDD_IO_AUR        | Aurora 1.8V I/O supply <sup>1,3</sup>                       | -0.3 | —   | 2.16 | V    | —                                                                         | —           |
| VDD_IO_DDR0       | DDR0 I/O voltage supply <sup>1</sup>                        | -0.3 | —   | 2.16 | V    | —                                                                         | —           |
| VDD_IO_ETH_n      | ETH n I/O 1.8/3.3V supply <sup>1,4</sup>                    | -0.3 | —   | 4    | V    | —                                                                         | —           |
| VSS_ADC           | ADC ground supply <sup>1</sup>                              | -0.3 | —   | 0.3  | V    | Reference to VSS                                                          | —           |
| VDD_HV_PLL_AUR    | Aurora PLL high voltage supply <sup>1,3</sup>               | -0.3 | —   | 2.16 | V    | —                                                                         | —           |
| VDD_HV_PLL_DDR0   | DDR PLL voltage supply <sup>1,3</sup>                       | -0.3 | —   | 2.16 | V    | On the 17x17 package, VDD_HV_PLL_DDR0 must be connected to a 1.8V supply. | —           |
| VDD_HV_LFASTPLL_n | LFAST PLL high voltage supply <sup>1,3</sup>                | -0.3 | —   | 2.16 | V    | —                                                                         | —           |
| VDD_DDR0          | DDR0 high voltage supply <sup>1,3</sup>                     | -0.3 | —   | 2.16 | V    | DDR PHY PLL + SoC DDR reference PLL                                       | —           |
| VEXTAL            | FXOSC EXTAL input voltage range <sup>1,3,5</sup>            | -0.3 | —   | 2.16 | V    | —                                                                         | —           |
| VXTAL             | FXOSC XTAL input voltage range <sup>1,3,5</sup>             | -0.3 | —   | 2.16 | V    | —                                                                         | —           |
| VREFH_ADCn        | ADC reference high voltage (n=0, 1) <sup>1,3</sup>          | -0.3 | —   | 2.16 | V    | Reference to VREFL_ADCn                                                   | —           |
| VREFL_ADCn        | ADC reference low voltage (n=0, 1) <sup>1</sup>             | -0.3 | —   | 0.3  | V    | Reference to VSS                                                          | —           |
| VCC_FLASH         | Flash 1.8V voltage supply <sup>1,3</sup>                    | -0.3 | —   | 2.16 | V    | —                                                                         | —           |
| VCCQ_FLASH        | Flash 1.8V buffer voltage supply <sup>1,3</sup>             | -0.3 | —   | 2.16 | V    | —                                                                         | —           |

Table continues on the next page...

Table 3. Absolute Maximum Ratings...continued


| Symbol      | Description                                                             | Min              | Typ | Max                           | Unit | Condition                                                                            | Spec Number |
|-------------|-------------------------------------------------------------------------|------------------|-----|-------------------------------|------|--------------------------------------------------------------------------------------|-------------|
| VAD_INPUT   | ADC input voltage range <a href="#">1,6,7</a>                           | VSS_AD<br>C -0.6 | —   | VDD_AN<br>A +0.5              | V    | —                                                                                    | —           |
| VIN         | GPIO input voltage range <a href="#">1,8,9,10</a>                       | VSS - 0.3        | —   | VDD_IO_<br>* + 0.3            | V    | —                                                                                    | —           |
| VIN_LVDS    | LVDS input range <a href="#">1,11</a>                                   | VSS-0.3          | —   | VDD_HV<br>_IO_LVD<br>S + 0.35 | V    | VDD_HV_IO_LVDS<br>≤1.92V                                                             | —           |
| IINJ_D      | Maximum DC current injection digital I/O pin <a href="#">1,12</a>       | -3               | —   | 3                             | mA   | —                                                                                    | —           |
| IINJ_A      | Maximum DC current injection analog input pin <a href="#">1,13,6</a>    | -1               | —   | 1                             | mA   | —                                                                                    | —           |
| IINJ_LVDS   | Max LVDS RX or TX pin injection current <a href="#">1,14</a>            | 0                | —   | 100                           | uA   | —                                                                                    | —           |
| IMAXSEG     | Maximum RMS current per GPIO supply domain (VDD_IO_*) <a href="#">1</a> | —                | —   | 140                           | mA   | —                                                                                    | —           |
| TSTG        | Storage temperature range <a href="#">1</a>                             | -55              | —   | 150                           | C    | —                                                                                    | —           |
| TSDR        | Maximum solder temperature <a href="#">1,15</a>                         | —                | —   | 260                           | C    | Pb free                                                                              | —           |
| MSL         | Moisture Sensitivity Level <a href="#">1,16</a>                         | —                | —   | 3                             | —    | —                                                                                    | —           |
| V_OS_US_10  | Voltage at 10 % of tSIGNAL <a href="#">17</a>                           | -0.4             | —   | 3.7                           | V    | 3.3V, See "SoC-pin overshoot/undershoot voltage for each GPIO pad type" figure below | —           |
| V_OS_US_7p5 | Voltage at 7.50 % of tSIGNAL <a href="#">17</a>                         | -0.5             | —   | 3.8                           | V    | 3.3V, See "SoC-pin overshoot/undershoot voltage for each GPIO pad type" figure below | —           |
| V_OS_US_2p5 | Voltage at 2.50 % of tSIGNAL <a href="#">17</a>                         | -0.6             | —   | 3.9                           | V    | 3.3V, See "SoC-pin overshoot/undershoot voltage for each GPIO pad type" figure below | —           |
| V_OS_US_1p6 | Voltage at 1.60 % of tSIGNAL <a href="#">1,4,17</a>                     | -0.7             | —   | 4                             | V    | 3.3V, See "SoC-pin overshoot/undershoot                                              | —           |

Table continues on the next page...

Table 3. Absolute Maximum Ratings...continued

| Symbol     | Description                                          | Min  | Typ | Max  | Unit | Condition                                                                            | Spec Number |
|------------|------------------------------------------------------|------|-----|------|------|--------------------------------------------------------------------------------------|-------------|
|            |                                                      |      |     |      |      | voltage for each GPIO pad type" figure below                                         |             |
| V_OS_US_10 | Voltage at 10 % of t <sub>SIGNAL</sub> <sup>18</sup> | -0.7 | —   | 2.31 | V    | 1.8V, See "SoC-pin overshoot/undershoot voltage for each GPIO pad type" figure below | —           |

1. Absolute maximum ratings are stress ratings only, and functional operation beyond the operating condition maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device. See the operating conditions table for functional specifications.
2. Allowed 0.88V – 0.96V for 60 seconds cumulative over lifetime with no operating restrictions, 2.0 hours cumulative over lifetime with device in reset, at maximum T<sub>j</sub> = 150 °C
3. Allowed 1.92V - 2.16V for 60 seconds cumulative over lifetime with no operating restrictions, 2.6 hours cumulative over lifetime with device in reset, at maximum T<sub>j</sub> = 150 °C
4. Allowed 3.52V - 4.0V for 60 seconds cumulative over lifetime with no operating restrictions, 2.6 hours cumulative over lifetime with device in reset, at maximum T<sub>j</sub> = 150 °C
5. VEXTAL/ VXTAL (min) is for powered condition. VEXTAL/VXTAL (min) can be lower in unpowered condition.
6. Allowed for a cumulative duration of 50 hours operation over the lifetime of the device at maximum T<sub>j</sub>, with VDD\_ANA ≤ 1.92V, VSS\_ADC = 0V. Allowed for unlimited duration if the device is unpowered.
7. The maximum input voltage on the ADC input pins tracks with the ADC supply maximum. For the injection current condition, the voltage on the pin equals the supply voltage plus the voltage drop across the internal ESD protection diode from ADC pin to supply. The diode voltage varies significantly across process and temperature, but a value of 0.5V can be used for nominal calculations.
8. Absolute maximum DC VIN levels for a powered device are 3.82V and 2.22V, for 3.3V and 1.8V domains, respectively. For powered devices when VIN ≥ VDD\_IO\*, VIN must simultaneously follow the constraint that VIN-VDD\_IO\* ≤ 0.3V for the DC case. For unpowered devices, the allowed VIN max level is +0.9V. Unpowered devices must simultaneously follow IINJ\_D unpowered current injection constraints.
9. Absolute minimum DC VIN level for a powered device is -0.3V. For unpowered devices, the allowed VIN min level is -0.9V. Unpowered devices must simultaneously follow IINJ\_D unpowered current injection constraints.
10. DC case limit. Overshoot/Undershoot beyond this range is allowed, but only for the limited durations as constrained by temporal percentages of t<sub>SIGNAL</sub>.
11. The maximum input voltage on the LVDS input pins tracks with the LVDS supply maximum. For the injection current condition, the voltage on the pin equals the supply voltage plus the voltage drop across the internal ESD protection diode from LVDS pin to supply. The diode voltage varies significantly across process and temperature, but a value of 0.35V can be used for nominal calculations.
12. IINJ\_D specifications are per pin for an unpowered condition of the associated supply. The maximum simultaneous injection per supply is 30mA.
13. Non-disturb of ADC channels during current injection cannot be guaranteed. The degradation in channel performance cannot be specified due to the dynamic operation of the ADC input mux and potential for varying charge distribution. For the max +/-1mA DC injection quoted here, VAD\_INPUT would be +0.5/-0.6V relative to VREFH\_ADC/VREFL\_ADC at max T<sub>j</sub>. ADC Output of the channel into which injection occurs will saturate depending on the direction of injection and for the channels not subject to current injection Offset error would be -12 LSB to 6 LSB and TUE would be -12 LSB to 8 LSB.
14. Applies exclusively to ZipWire, differential DSPI, and Microsecond interfaces and does not apply to Aurora. Allowed for a cumulative of 14 hours over lifetime of the device, with the device either unpowered, during power up/down, or powered. If power cycling or fully powered, the device must be either in reset, or out of reset with LVDS disabled.
15. Solder profile per IPC/JEDEC J-STD-020D.
16. Moisture sensitivity per JEDEC test method A112.
17. For AC Signals in a 3.3V supply domain, if VDD\_IO ≤ 3.3V, max VIN overshoot is limited to VDD\_IO+20%. If VDD\_IO > 3.3V, then max VIN overshoot is limited to 4V.
18. For AC Signals in a 1.8V supply domain, max VIN overshoot is limited to VDD\_IO+20% for 10% of t<sub>SIGNAL</sub>.



## 4.2 AE Absolute Maximum Ratings

This table defines the absolute maximum ratings for the AE device in terms of reliability characteristics. Absolute maximum rating specifications are stress ratings only, and functional operation is not guaranteed under these conditions. Functional operating conditions are given in the AE Operating Conditions section of this document.

Note: Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

Table 4. AE Absolute Maximum Ratings

| Symbol       | Description                                                | Min  | Typ | Max | Unit | Condition                  | Spec Number |
|--------------|------------------------------------------------------------|------|-----|-----|------|----------------------------|-------------|
| VDD_HV_IO_D* | GPIO voltage supply <sup>1</sup>                           | -0.3 | —   | 6.0 | V    | VDD_HV_IO_D1, VDD_HV_IO_D2 | —           |
| VDD_HV_REG   | 1.2V regulator supply voltage <sup>2</sup>                 | -0.3 | —   | 4.5 | V    | —                          | —           |
| VDD33        | 3.3V voltage supply (POR, LVD/HVD, flash) <sup>2</sup>     | -0.3 | —   | 4.5 | V    | —                          | —           |
| VDDA         | ADC voltage supply <sup>2</sup>                            | -0.3 | —   | 4.5 | V    | Reference to VSSA          | —           |
| VSSA         | ADC ground supply                                          | -0.3 | —   | 0.3 | V    | Reference to VSS           | —           |
| SAR*_VRH     | ADC reference high voltage <sup>1</sup>                    | -0.3 | —   | 6.0 | V    | Reference to SAR*_VRL      | —           |
| SAR*_VRH_IO  | ADC reference high voltage (shared IO supply) <sup>1</sup> | -0.3 | —   | 6.0 | V    | Reference to SAR*_VRL_IO   | —           |

Table continues on the next page...

Table 4. AE Absolute Maximum Ratings...continued

| Symbol      | Description                                  | Min  | Typ | Max | Unit | Condition                | Spec Number |
|-------------|----------------------------------------------|------|-----|-----|------|--------------------------|-------------|
| SAR*_VRL    | ADC reference low voltage                    | -0.3 | —   | 0.3 | V    | Reference to VSS         | —           |
| SAR*_VRL_IO | ADC reference low voltage (shared IO supply) | -0.3 | —   | 0.3 | V    | Reference to VSS         | —           |
| VIN         | GPIO input voltage range <sup>1,3,4</sup>    | -0.3 | —   | 6.0 | V    | —                        | —           |
| VIN         | GPIO input voltage range <sup>5,1</sup>      | -0.3 | —   | —   | V    | Relative to VSS          | —           |
| VIN         | GPIO input voltage range <sup>2</sup>        | —    | —   | 0.3 | V    | Relative to VDD_HV_IO_D* | —           |
| VINA        | Analog input voltage range <sup>1,3,4</sup>  | -0.3 | —   | 6.0 | V    | —                        | —           |

1. Allowed 5.5V – 6.0V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, T<sub>J</sub> = 150 °C, remaining time at or below 5.5V.
2. Allowed 3.6V – 4.5V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, T<sub>J</sub> = 150 °C, remaining time at or below 3.6V.
3. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage equals the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies significantly across process and temperature, but a value of 0.3V can be used for nominal calculations.
4. Relative voltage value can be exceeded as long as current injection limits are met.
5. Allowed 1.365V – 1.45V for 10 hours cumulative over lifetime at maximum T<sub>J</sub> = 150 °C, remaining time defined in AE Operating Conditions .

## 5 Operating Conditions

### 5.1 Operating Conditions

The following table describes the functional operating conditions for the device, and for which all specifications in this datasheet are valid, except where explicitly noted. Device behavior is not guaranteed for operation outside of the conditions in this table.

#### NOTE

All specifications associated with VIN are measured at the SoC pin.

Table 5. Operating Conditions

| Symbol   | Description                                          | Min | Typ | Max | Unit | Condition                                                                      | Spec Number |
|----------|------------------------------------------------------|-----|-----|-----|------|--------------------------------------------------------------------------------|-------------|
| fSYS_R52 | Cortex-R52 core operating frequency <sup>1,2,3</sup> | —   | —   | 1   | GHz  | T <sub>J</sub> = 125 °C, part number 10th character = E and 13th character = V | —           |
| fGTM     | GTM clock frequency <sup>1</sup>                     | —   | —   | 400 | MHz  | —                                                                              | —           |

Table continues on the next page...

Table 5. Operating Conditions...continued

| Symbol          | Description                                         | Min  | Typ   | Max  | Unit | Condition                                                                                                                                                       | Spec Number |
|-----------------|-----------------------------------------------------|------|-------|------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| fHRESPWM        | Digital NanoEdge clock frequency <sup>1</sup>       | —    | —     | 1620 | MHz  | —                                                                                                                                                               | —           |
| Tj              | Junction Temperature Range <sup>1,4</sup>           | -40  | —     | 150  | C    | —                                                                                                                                                               | —           |
| Ta              | Ambient Temperature Range <sup>1</sup>              | -40  | —     | 125  | C    | —                                                                                                                                                               | —           |
| VSS             | Ground Supply <sup>1</sup>                          | —    | 0     | —    | V    | —                                                                                                                                                               | —           |
| VDD             | Core voltage Supply <sup>1,5</sup>                  | 0.77 | 0.825 | 0.87 | V    | —                                                                                                                                                               | —           |
| VDD_LV_PLL_AUR  | Aurora PLL digital voltage supply <sup>1</sup>      | 0.77 | 0.825 | 0.87 | V    | —                                                                                                                                                               | —           |
| VDD_IO_x        | GPIO 3.3V supply <sup>1,6</sup>                     | 3.08 | 3.3   | 3.52 | V    | VDD_IO_A_J_POR, VDD_IO_B, VDD_IO_BF, VDD_IO_CD, VDD_IO_EG (21x21 and 17x17 packages), VDD_IO_EIG (27x27 package), VDD_IO_H, VDD_IO_I (21x21 and 17x17 packages) | —           |
| VDD_IO_ETH_n    | ETH n I/O voltage supply <sup>1</sup>               | 3.08 | 3.3   | 3.52 | V    | 3.3V                                                                                                                                                            | —           |
| VDD_IO_ETH_n    | ETH n I/O voltage supply <sup>1</sup>               | 1.68 | 1.8   | 1.92 | V    | 1.8V                                                                                                                                                            | —           |
| VDD_IO_QSPI_0   | QuadSPI_0 A I/O voltage supply <sup>1</sup>         | 1.68 | 1.8   | 1.92 | V    | 1.8V                                                                                                                                                            | —           |
| VDD_IO_QSPI_1   | QuadSPI_1 A / uSDHC I/O voltage supply <sup>1</sup> | 1.68 | 1.8   | 1.92 | V    | 1.8V                                                                                                                                                            | —           |
| VDD_IO_QSPI_1   | QuadSPI_1 A / uSDHC I/O voltage supply <sup>1</sup> | 3.08 | 3.3   | 3.52 | V    | 3.3                                                                                                                                                             | —           |
| VDD_IO_QSPI_1   | QuadSPI_1 B I/O voltage supply <sup>1</sup>         | 3.08 | 3.3   | 3.52 | V    | 3.3                                                                                                                                                             | —           |
| VDD_HV_IO_LFAST | LFAST I/O voltage supply <sup>1</sup>               | 1.68 | 1.8   | 1.92 | V    | —                                                                                                                                                               | —           |
| VDD_IO_MSC      | Microsecond channel I/O voltage supply <sup>1</sup> | 1.68 | 1.8   | 1.92 | —    | —                                                                                                                                                               | —           |

Table continues on the next page...

Table 5. Operating Conditions...continued

| Symbol            | Description                                         | Min                | Typ | Max                | Unit | Condition                                                                 | Spec Number |
|-------------------|-----------------------------------------------------|--------------------|-----|--------------------|------|---------------------------------------------------------------------------|-------------|
| VDD_IO_AUR        | Aurora 1.8V I/O supply <sup>1</sup>                 | 1.68               | 1.8 | 1.92               | V    | Aurora LVDS Tx + ref clock                                                | —           |
| VDD_ANA           | Analog supply <sup>1</sup>                          | 1.68               | 1.8 | 1.92               | V    | —                                                                         | —           |
| VDD_IO_DDR0       | LPDDR4 I/O voltage supply <sup>1</sup>              | 1.06               | 1.1 | 1.17               | V    | —                                                                         | —           |
| δVDD_IO_DDR0      | LPDDR4 I/O supply ripple voltage <sup>1</sup>       | -2.5               | —   | 2.5                | %    | —                                                                         | —           |
| VDD_DDR0          | DDR0 high voltage supply <sup>1</sup>               | 1.68               | 1.8 | 1.92               | V    | —                                                                         | —           |
| VDD_FIRC          | FIRC high voltage supply <sup>1</sup>               | 1.68               | 1.8 | 1.92               | V    | —                                                                         | —           |
| VDD_EFUSE         | EFUSE high voltage supply <sup>1,7,8,9</sup>        | 1.68               | 1.8 | 1.92               | V    | —                                                                         | —           |
| VDD_HV_PLL_AUR    | Aurora PLL high voltage supply <sup>1</sup>         | 1.68               | 1.8 | 1.92               | V    | —                                                                         | —           |
| VDD_HV_PLL_DDR0   | DDR PLL voltage supply <sup>1</sup>                 | 1.68               | 1.8 | 1.92               | V    | On the 17x17 package, VDD_HV_PLL_DDR0 must be connected to a 1.8V supply. | —           |
| δVDD_HV_PLL_DDR0  | DDR PLL supply ripple voltage <sup>1</sup>          | -2.5               | —   | 2.5                | %    | —                                                                         | —           |
| VDD_HV_LFASTPLL_n | LFAST PLL high voltage supply <sup>1</sup>          | 1.68               | 1.8 | 1.92               | V    | —                                                                         | —           |
| VDD_HV_FXOSC_PLL  | FXOSC and PLL high voltage supply <sup>1</sup>      | 1.68               | 1.8 | 1.92               | V    | —                                                                         | —           |
| VCC_FLASH         | Flash 1.8V voltage supply <sup>1</sup>              | 1.7                | 1.8 | 1.92               | V    | —                                                                         | —           |
| VCCQ_FLASH        | Flash 1.8V buffer voltage supply <sup>1</sup>       | 1.7                | 1.8 | 1.92               | V    | —                                                                         | —           |
| VREFH_ADCn        | ADC reference high voltage (n=0, 1) <sup>1</sup>    | 1.68               | 1.8 | 1.92               | V    | —                                                                         | —           |
| VREFL_ADCn        | ADC reference low voltage (n=0, 1) <sup>1</sup>     | VSS_HV_ADC - 0.025 | —   | VSS_HV_ADC + 0.025 | V    | DC value                                                                  | —           |
| VIN_33            | 3.3V GPIO input voltage range <sup>1,10,11,12</sup> | VSS - 0.3          | —   | VDD_IO_* + 0.3     | V    | —                                                                         | —           |

Table continues on the next page...



Table 5. Operating Conditions...continued

| Symbol         | Description                                                              | Min            | Typ | Max            | Unit   | Condition                                                                          | Spec Number |
|----------------|--------------------------------------------------------------------------|----------------|-----|----------------|--------|------------------------------------------------------------------------------------|-------------|
| VIN_18         | 1.8V GPIO input voltage range <a href="#">1,10,11,12</a>                 | VSS - 0.3      | —   | VDD_IO_* + 0.3 | V      | —                                                                                  | —           |
| VIN_LVDS       | LVDS input voltage range <a href="#">1,13</a>                            | VSS - 0.3      | —   | 1.92           | V      | —                                                                                  | —           |
| ΔVDD           | 0.8V supply voltage differential <a href="#">1,14</a>                    | -25            | —   | 25             | mV     | Applies to all 0.8V supplies on the device.                                        | —           |
| ΔVDD_HV_18_IO  | 1.8V I/O supply voltage differential group <a href="#">1,14,15,16</a>    | -25            | —   | 25             | mV     | Applies to VDD_IO_QSPI_0, VDD_IO_QSPI_1 (A, 1.8V), VDD_IO_AUR                      | —           |
| ΔVDD_HV_18_ANA | 1.8V analog supply voltage differential group <a href="#">1,14,17,16</a> | -25            | —   | 25             | mV     | Applies to VDD_ANA, VREFH_ADC*, VDD_HV_PLL*, VDD_HV_FXOSC_PLL, VDD_FIRC, VDD_EFUSE | —           |
| ΔVSS_HV_18     | 1.8V supply ground voltage differential                                  | -25            | —   | 25             | mV     | Applies to VSS, VREFL_ADCn, VSS_ADC                                                | —           |
| VRAMP_LV       | LV supply voltage ramp-up rate <a href="#">1,18</a>                      | 0.001          | —   | 10             | V / ms | Applies to 0.8V supplies                                                           | —           |
| VRAMP_HV       | HV supply voltage ramp-up rate <a href="#">1</a>                         | 0.001          | —   | 10             | V / ms | Applies to 1.8V supplies, 3.3V I/O supplies, and the 5V ADC supply.                | —           |
| VAD_INPUT      | ADC input voltage range <a href="#">1,19</a>                             | VSS_ADC - 0.35 | —   | VDD_ANA + 0.25 | V      | —                                                                                  | —           |
| IINJ_D         | GPIO Input DC Injection Current <a href="#">1,20</a>                     | -3             | —   | 3              | mA     | Unpowered                                                                          | —           |
| IINJ_D         | GPIO Input DC Injection Current <a href="#">1,21</a>                     | 0              | —   | 5              | μA     | Powered                                                                            | —           |
| IINJ_A         | SAR ADC Input DC Injection Current <a href="#">1,22</a>                  | -20            | —   | 20             | μA     | —                                                                                  | —           |
| IINJ_LVDS      | Max LVDS RX or TX pin injection current <a href="#">1</a>                | 0              | —   | 0              | μA     | —                                                                                  | —           |
| IMAXSEG        | Maximum RMS current per GPIO supply domain <a href="#">1</a>             | —              | —   | 120            | mA     | —                                                                                  | —           |

1. The operating conditions in this table apply as required conditions for all other specifications in this document, unless explicitly noted as an exception in another section of this document.

2. The stated maximum operating frequency must be observed when using the PLL with frequency modulation enabled. Center-spread modulation is supported in cases where the nominal operating frequency plus half the modulation depth is less than the stated maximum frequency.
3. Part numbers with a 10th character other than E have a lower maximum frequency at  $T_J = 150\text{ }^{\circ}\text{C}$  or  $125\text{ }^{\circ}\text{C}$  (13th character = M or V). See the "Ordering information" section.
4. Lifetime operation at  $T_J$  max not guaranteed. Standard automotive temperature profile assumed for performance and reliability guarantees.
5. Voltage regulation must be set to the 0.825V level to allow for load fluctuation within the minimum and maximum VDD values shown here and to achieve the power consumption specifications shown in this document.
6. The SAE J2716\_2016 standard recommended circuit should be used when connecting SENT signals to the 3.3V VDD\_IO\_BF and VDD\_IO\_H input pads.
7. The VDD\_EFUSE supply must be maintained within specification during fuse programming. Failure to do this may result in improper functionality of the device after fuse programming.
8. VDD\_EFUSE must be grounded when not actively programming the fuses. This supply is not required to be powered for fuse reads. See device hardware design guidelines document for more details.
9. Refer to the Power Sequencing section for the relationship of VDD\_EFUSE powering up/down relative to the core, high-voltage, and I/O supplies.
10. For AC signals, allowed max  $V_{IN} \leq VDD\_IO^*$  for lifetime operation. If AC overshoot beyond  $VDD\_IO^*$  occurs, then refer to the Abs Max duration constraints as a function of the amount of overshoot. For DC signals  $\geq VDD\_IO$ ,  $V_{IN} - VDD\_IO^* \leq 0.3\text{V}$  is allowed for lifetime operation.
11. The min DC  $V_{IN}$  level for a powered device is  $-0.3\text{V}$ . If AC undershoot below  $-0.3\text{V}$  occurs, then refer to the Abs Max duration constraints as a function of the amount of undershoot.
12. DC case limit. Overshoot/Undershoot beyond this range is allowed, but only for the limited durations as constrained by temporal percentages of  $t_{\text{SIGNAL}}$ .
13. LVDS max input voltage defined by the common-mode voltage  $V_{CM\_LVDS\_RX}$  and the differential swing divided by two ( $V_{DIFF\_LVDS\_RX}/2$ ).
14. The "voltage differential" refers to the difference between the lowest and highest voltages across all supplies within the supply group as defined under Condition column.
15. Applies to multi-voltage supplies when operating in 1.8V range.
16. Applies only during power up while  $POR\_B$  is asserted.
17.  $V_{REFH\_ADCn}$  allows a differential voltage of  $\pm 100\text{mV}$ .
18. On slow ramps, the  $RESET\_B$  pin may be observed to be asserted multiple times during the supply ramping. In order to prevent these pulses from being propagated into the system, it is recommended that the PMIC drives  $RESET\_B$  low during supply ramp or whenever  $POR\_B$  is asserted.
19. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage equals the supply plus the voltage drop across the internal ESD diode from I/O pin to supply.
20.  $I_{INJ\_D}$  specifications are per pin for an unpowered condition of the associated supply. The maximum simultaneous injection per supply is 30mA.
21. You must ensure that neither  $I_{INJ}$  nor  $V_{IN}$  specs are violated. Negligible DC injection currents are expected to flow during normal powered operation.
22. The SAR ADC electrical specifications are not guaranteed during any period when the operating injection current limit is violated. These specifications are at maximum  $T_J$  and  $V_{REFH\_ADC} = 1.8\text{V}$ ; the injected current will reduce with reduced  $T_J$ .



Footnote:

If ADC Supply (1.8 V) & ADC Reference are powered by different sources/regulators & ADC Reference comes up after ADC Supply as shown above, then the maximum number of power cycles allowed is:

$$\text{No of allowed power cycles} = (0.3 \cdot \text{Life\_Time}) / (t_1 + t_2)$$

Life\_Time: Device life time in msec (12.000h)

t1: delay between ADC Reference & ADC Supply at power up in msec

t2: delay between ADC Reference & ADC Supply at power down in msec

Figure 4. ADC supply sequencing

## 5.2 AE Operating Conditions

The following table describes the functional operating conditions for the AE device, and for which all specifications in this datasheet are valid, except where explicitly noted. AE device behavior is not guaranteed for operation outside of the conditions in this table.

Table 6. AE Operating Conditions

| Symbol       | Description                                     | Min       | Typ | Max          | Unit | Condition                          | Spec Number |
|--------------|-------------------------------------------------|-----------|-----|--------------|------|------------------------------------|-------------|
| fSYS_AE      | AE system clock frequency                       | —         | —   | 162          | MHz  | —                                  | —           |
| fSYS_MC      | AE motor control clock frequency <sup>1,2</sup> | —         | —   | 162          | MHz  | —                                  | —           |
| fGPIO        | GPIO operating frequency                        | —         | —   | 50           | MHz  | CLOAD = 25pF                       | —           |
| Tj           | Junction Temperature Range                      | -40       | —   | 150          | C    | —                                  | —           |
| Ta           | Ambient Temperature Range                       | -40       | —   | 125          | C    | —                                  | —           |
| VDD_HV_IO_D* | GPIO voltage supply                             | 3.135     | —   | 3.465        | V    | —                                  | —           |
| VDD_HV_IO_D* | GPIO voltage supply                             | 4.75      | —   | 5.25         | V    | —                                  | —           |
| VDD_HV_REG   | 1.2V regulator voltage supply                   | 1.68      | —   | 1.92         | V    | —                                  | —           |
| VDD33        | 3.3V voltage supply (POR, LVD/HVD, flash)       | 3.135     | —   | 3.465        | V    | —                                  | —           |
| VDDA         | ADC voltage supply <sup>3</sup>                 | 3.135     | —   | 3.465        | V    | —                                  | —           |
| VSSA         | ADC ground supply                               | 0         | —   | 0            | V    | —                                  | —           |
| SAR*_VRH     | ADC reference high voltage                      | VDDA      | —   | 5.5          | V    | —                                  | —           |
| SAR*_VRH_IO  | ADC reference high voltage (shared IO supply)   | VDDA      | —   | 5.5          | V    | —                                  | —           |
| SAR*_VRL     | ADC reference low voltage                       | VSSA - 10 | —   | VSSA + 10    | mV   | DC value                           | —           |
| SAR*_VRL_IO  | ADC reference low voltage (shared IO supply)    | VSSA - 10 | —   | VSSA + 10    | mV   | DC value                           | —           |
| VIN          | GPIO input voltage range                        | 0         | —   | VDD_HV_IO_D* | V    | —                                  | —           |
| VINA         | Analog input voltage range                      | SAR*_VRL  | —   | SAR*_VRH     | V    | —                                  | —           |
| IINJ         | I/O DC injection current <sup>4,5</sup>         | -3        | —   | 3            | mA   | Applies to analog inputs and GPIO. | —           |

1. The motor control peripheral frequency is applicable to the eTimer, FlexPWM and the control logic of the CTU.
2. Motor Control Peripheral Frequency must be greater than or equal to ADC clock frequency.
3. VDDA must always be supplied even if the ADC is not used in the application.
4. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits.
5. The I/O pins on the device are clamped to the I/O supply rails (VDDH for digital pins and VREFP for analog pins) for ESD protection. When the voltage of the input pin is above the supply rail, current will be injected through the clamp diode to the supply rail. For external RC network calculation, assume typical 0.3V drop across the active diode. The diode voltage drop varies with temperature.

## 6 Thermal Design, Characteristics, and Ratings

Thermal design and characteristics:

- Junction temperature of the device does not solely depend on package thermal resistance but is also a function of chip power dissipation, PCB attributes, environmental conditions (ambient temperature and air flow), and cumulative effects of other heat-generating ICs on the PCB.
- The appropriate thermal design must be implemented on the package so that it can safely dissipate the necessary amount of power needed for it to function properly. This design may involve adding a cooling solution on the package, creating thermal enhancements on the PCB, and improving environmental conditions.
- NXP encourages customers to use the package model to perform design and risk assessment through simulations. The sales team can provide package models in FloTHERM or Icepak formats under NDA.

Thermal ratings:

- The following table provides S32E27x package thermal ratings for the 27 mm x 27 mm MAPBGA package. These numbers are derived through simulations based on standardized tests as described in the footnotes.
- Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment.

Table 7. S32E27x, 27 mm x 27 mm 975 MAPBGA

| Board type <sup>1</sup> | Symbol                 | Description                                                                | Value | Unit |
|-------------------------|------------------------|----------------------------------------------------------------------------|-------|------|
| JESD51-9, 2s2p          | R <sub>θJA</sub>       | Junction to Ambient Thermal Resistance <sup>2</sup>                        | 13.3  | °C/W |
| JESD51-9, 2s2p          | Ψ <sub>JT</sub>        | Junction-to-Top of Package Thermal Characterization Parameter <sup>2</sup> | 0.1   | °C/W |
| N/A                     | R <sub>θJC</sub> (top) | Junction to Case Thermal Resistance (top) <sup>3</sup>                     | 2.8   | °C/W |

1. Thermal test board meets JEDEC specification for this package (JESD51-9).
2. Determined in accordance with JEDEC JESD51-2A natural convection environment.
3. Junction-to-Case (top) thermal resistance determined using an isothermal cold plate. Case temperature refers to the MAPBGA's mold surface temperature.

## 7 DC Electricals

### 7.1 Device Power and Operating Current Specifications

The device power consumption, operating current, and applicable conditions are given in the following table.

Table 8. Device Power and Operating Current Specifications

| Symbol       | Description                          | Min | Typ | Max | Unit | Condition                         | Spec Number |
|--------------|--------------------------------------|-----|-----|-----|------|-----------------------------------|-------------|
| PLKG_SOC_TYP | SoC VDD typical static leakage power | —   | 1.7 | —   | W    | VDD=0.825V, T <sub>j</sub> = 150C | —           |

Table continues on the next page...

Table 8. Device Power and Operating Current Specifications...continued

| Symbol            | Description                                                              | Min | Typ  | Max | Unit | Condition                                                                                                                                                                                                                                  | Spec Number |
|-------------------|--------------------------------------------------------------------------|-----|------|-----|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| PDYN_SOC_BASE_TYP | SoC base typical dynamic power <sup>1</sup>                              | —   | 0.6  | —   | W    | VDD=0.825V, 400MHz                                                                                                                                                                                                                         | —           |
| PDYN_R52_TYP      | Cortex-R52 core typical dynamic power <sup>2</sup>                       | —   | 0.8  | —   | W    | VDD=0.825V, fsys_R52 = 800MHz                                                                                                                                                                                                              | —           |
| PDYN_R52_TYP      | Cortex-R52 core typical dynamic power <sup>2</sup>                       | —   | 0.9  | —   | W    | VDD=0.825V, fsys_R52=900MHz                                                                                                                                                                                                                | —           |
| PDYN_R52_TYP      | Cortex-R52 core typical dynamic power <sup>2</sup>                       | —   | 1.0  | —   | W    | VDD=0.825V, fsys_R52=1GHz                                                                                                                                                                                                                  | —           |
| PDYN_DDR_TYP      | DDR PHY & DRAM controller core supply typical dynamic power <sup>3</sup> | —   | 0.1  | —   | W    | LPDDR4, VDD=0.825V, fsys_DDR = 1600MHz (1600MT/s), 60% access rate of 1 x 16-bit, (75% read, 25% write), 1 rank, DBI on, 1/2 data lines switching per read/write cycle, 60 Ohm transmit termination, does not include termination current. | —           |
| PDYN_LLCE_TYP     | FlexLLCE core supply typical dynamic power <sup>4</sup>                  | —   | 0.2  | —   | W    | VDD=0.825V, 400MHz                                                                                                                                                                                                                         | —           |
| IDD_LV_PLL_AUR    | VDD_LV_PLL_AUR operating current                                         | —   | <10  | —   | mA   | fPLL_VCO = 5GHz                                                                                                                                                                                                                            | —           |
| IDD_HV_PLL_AUR    | VDD_HV_PLL_AUR operating current                                         | —   | 5    | —   | mA   | fPLL_VCO = 5GHz, VDD_HV_PLL_AUR=1.8V                                                                                                                                                                                                       | —           |
| IDD_HV_PLL_DDR    | VDD_HV_PLL_DDR 0 operating current (DDR reference PLL only)              | —   | 2    | —   | mA   | fPLL_DDR_REF = 1600MHz, 1.8V                                                                                                                                                                                                               | —           |
| IDD_HV_LFASTPLL   | VDD_HV_LFASTPLL operating current                                        | —   | 15.0 | —   | mA   | per PLL, fPLL_VCO = 640MHz, VDD_HV_LFASTPLL=1.8V                                                                                                                                                                                           | —           |
| IDD_VREF_DYN      | ADC reference dynamic current consumption                                | —   | 25   | 50  | uA   | VREFH_ADC = 1.92V, Typ at 25C and Max at 150C, per ADC, 1Msps conversion rate                                                                                                                                                              | —           |

Table continues on the next page...

Table 8. Device Power and Operating Current Specifications...continued

| Symbol           | Description                                   | Min | Typ | Max | Unit | Condition                                                                                                              | Spec Number |
|------------------|-----------------------------------------------|-----|-----|-----|------|------------------------------------------------------------------------------------------------------------------------|-------------|
| IDD_VREF_LKG     | ADC reference leakage/ESD current consumption | —   | 25  | 65  | uA   | VREFH_ADC = 1.92V, Typ at 25C and Max at 150C, per ADC, 1Msps conversion rate                                          | —           |
| IDD_FIRC         | VDD_FIRC operating current                    | —   | <1  | —   | mA   | FIRC trimmed frequency (48MHz typical)                                                                                 | —           |
| IDD_ANA          | VDD_ANA operating current for PMC, TMU, ADC   | —   | 10  | —   | mA   | —                                                                                                                      | —           |
| IDD_HV_FXOSC_PLL | Operating current for FXOSC and PLL           | —   | 16  | —   | mA   | fPLL_VCO = 2GHz, Core/Peripheral PLLs                                                                                  | —           |
| IDD_EFUSE_PGM    | VDD_EFUSE programming current                 | —   | —   | 140 | mA   | VDD_EFUSE=1.89V, VDD=0.825V                                                                                            | —           |
| IDD_DDR0         | VDD_DDR0 operating current                    | —   | 5   | —   | mA   | fDDR_PLL = 1600MHz, 1.8V                                                                                               | —           |
| IDD_HV_IO_LFAST  | VDD_HV_IO_LFAST operating current             | —   | <10 | —   | mA   | 320Mbps, VDD_HV_IO_LFAST=1.8V                                                                                          | —           |
| IVDD_IO_ETH_0    | Ethernet segment 0 when operating at 3.3V     | —   | —   | 120 | mA   | Tj=150C, RGMII 125MHz, clocks 100% activity rate, 50% data rate, 1/2 data switching per cycle. Capacitive load =15.5pF | —           |
| IVDD_IO_ETH_0    | Ethernet segment 0 when operating at 1.8V     | —   | —   | 56  | mA   | Tj=150C, RGMII 125MHz, clocks 100% activity rate, 50% data rate, 1/2 data switching per cycle. Capacitive load =15.5pF | —           |
| IVDD_IO_ETH_1    | Ethernet segment 1 when operating at 3.3V     | —   | —   | 120 | mA   | Tj=150C, RGMII 125MHz, clocks 100% activity rate, 50% data rate, 1/2 data switching per cycle. Capacitive load =15.5pF | —           |
| IVDD_IO_ETH_1    | Ethernet segment 1 when operating at 1.8V     | —   | —   | 56  | mA   | Tj=150C, RGMII 125MHz, clocks 100% activity rate, 50% data rate, 1/2 data switching per cycle. Capacitive load =15.5pF | —           |

Table continues on the next page...

Table 8. Device Power and Operating Current Specifications...continued

| Symbol         | Description                                              | Min | Typ | Max | Unit | Condition                                                                                                                                                                                            | Spec Number |
|----------------|----------------------------------------------------------|-----|-----|-----|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| IDD_HV_AUR_LKG | VDD_HV_AUR leakage current                               | —   | 700 | —   | uA   | Transmit pad disabled                                                                                                                                                                                | —           |
| IVDD_IO_QSPI_0 | QuadSPI_0 A I/O voltage supply operating current         | —   | —   | 35  | mA   | 1.8V, T <sub>j</sub> = 150C, 200MHz Octal mode, DDR - clocks 100% activity rate, 50% data rate, 1/2 data switching per cycle, does not include power for other I/O pins on the VDD_IO_QSPI_0 supply. | —           |
| IVDD_IO_QSPI_1 | QuadSPI_1 A / uSDHC I/O voltage supply operating current | —   | —   | 80  | mA   | 1.8V, T <sub>j</sub> = 150C, 166MHz Octal mode, DDR - clocks 100% activity rate, 50% data rate, 1/2 data switching per cycle, does not include power for other I/O pins on the VDD_IO_QSPI_1 supply. | —           |
| IVDD_IO_QSPI_1 | QuadSPI_1 A / uSDHC I/O voltage supply operating current | —   | —   | 130 | mA   | 3.3V, T <sub>j</sub> = 150C, 100MHz Octal mode, DDR - clocks 100% activity rate, 50% data rate, 1/2 data switching per cycle, does not include power for other I/O pins on the VDD_IO_QSPI_1 supply. | —           |
| IVDD_IO_QSPI_1 | QuadSPI_1 B I/O voltage supply operating current         | —   | —   | 75  | mA   | 3.3V, T <sub>j</sub> = 150C, 50MHz Quad mode, SDR - clocks 100% activity rate, 50% data rate, 1/2 data switching per cycle, does not include power for other I/O pins on the VDD_IO_QSPI_1 supply.   | —           |
| IVDD_IO_DDR    | DDR I/O supply operating current                         | —   | 100 | —   | mA   | LPDDR4, VDD_IO_DDR=1.1V, T=150C, fsys_DDR=1600MHz (1600MT/s), 60% access rate of 1x16-bit, (75% read; 25% write), 1 rank, DBI on, 1/2 data lines switching                                           | —           |

Table continues on the next page...

Table 8. Device Power and Operating Current Specifications...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition                                                                                                          | Spec Number |
|--------|-------------|-----|-----|-----|------|--------------------------------------------------------------------------------------------------------------------|-------------|
|        |             |     |     |     |      | per read/write cycle, 60 Ohm transmit termination, does not include termination current or external memory current |             |

1. Base dynamic power includes SMU, HSE, DMA, peripherals, and clocks. It excludes RTU, DDR, and FlexLLCE clocks and domains.
2. Cortex-R52 core typical dynamic power based on Dhrystone running with 80% activity factor on all eight Cortex-R52 cores and executing DMA on the platform with 100% activity factor. RTU0 and RTU1 each account for half the spec value.
3. Power includes MC\_CGM\_6 clocking current at 400MHz plus DDR access current and excludes IO\_DDR.
4. FlexLLCE typical dynamic power includes FlexLLCE subsystem clocks and peripherals plus all cores running Dhrystone.

## 7.2 Static power specifications for I/O Domains

Table 9. Static power specifications for I/O Domains

| Symbol         | Description                    | Min | Typ  | Max  | Unit | Condition | Spec Number |
|----------------|--------------------------------|-----|------|------|------|-----------|-------------|
| VDD_IO_DDR0    | DDR I/O Supply                 | —   | 0.8  | 2.4  | mA   | 1.1V      | —           |
| VDD_IO_AUR     | Aurora I/O Supply              | —   | 0.3  | 0.6  | mA   | 1.8V      | —           |
| VDD_IO_LFAST   | LFAST I/O Supply               | —   | 0.1  | 0.4  | mA   | 1.8V      | —           |
| VDD_IO_MSC     | Microsecond Channel I/O Supply | —   | 0.2  | 0.4  | mA   | 1.8V      | —           |
| VDD_IO_QSPI_0  | QuadSPI_0 I/O Supply           | —   | 1.0  | 1.8  | mA   | 1.8V      | —           |
| VDD_IO_QSPI_1  | QuadSPI_1A I/O Supply          | —   | 37.3 | 72.1 | mA   | 1.8V      | —           |
| VDD_IO_QSPI_1  | QuadSPI_1A I/O Supply          | —   | 47.3 | 82.1 | mA   | 3.3V      | —           |
| VDD_3V3_IO     | GPIO Supply                    | —   | 1.3  | 1.8  | mA   | 3.3V      | —           |
| VDD_IO_A_J_POR | GPIOA, GPIOJ, POR I/O Supply   | —   | 2.0  | 2.7  | mA   | 3.3V      | —           |
| VDD_IO_BF      | GPIOB, GPIOF Supply            | —   | 1.3  | 2.0  | mA   | 3.3V      | —           |
| VDD_IO_ETH_0   | ETH 0 I/O Supply               | —   | 35.9 | 76.6 | mA   | 1.8V      | —           |
| VDD_IO_ETH_1   | ETH 1 I/O Supply               | —   | 35.9 | 76.6 | mA   | 1.8V      | —           |
| VDD_IO_ETH_0   | ETH 0 I/O Supply               | —   | 43.9 | 84.6 | mA   | 3.3V      | —           |
| VDD_IO_ETH_1   | ETH 1 I/O Supply               | —   | 43.9 | 84.6 | mA   | 3.3V      | —           |

Table continues on the next page...



Table 9. Static power specifications for I/O Domains...continued

| Symbol       | Description                  | Min | Typ | Max | Unit | Condition | Spec Number |
|--------------|------------------------------|-----|-----|-----|------|-----------|-------------|
| VDD_IO_H     | GPIOH, QuadSPI_1B I/O Supply | —   | 0.6 | 0.9 | mA   | 3.3V      | —           |
| VDD_IO_EG    | GPIOE, GPIOG Supply          | —   | 1.2 | 1.7 | mA   | 3.3V      | —           |
| VDD_IO_I     | GPIOI Supply                 | —   | 0.7 | 2.7 | mA   | 3.3V      | —           |
| VDD_HV_IO_D0 | AE I/O Supply                | —   | 0.1 | 0.5 | mA   | 3.3V      | —           |
| VDD_HV_IO_D1 | AE I/O Supply                | —   | 0.1 | 0.5 | mA   | 3.3V      | —           |
| VDD_HV_IO_D0 | AE I/O Supply                | —   | 0.2 | 2.0 | mA   | 5.0V      | —           |
| VDD_HV_IO_D1 | AE I/O Supply                | —   | 0.2 | 2.0 | mA   | 5.0V      | —           |
| VDD_IO_EIG   | GPIOE, GPIOI, GPIOG Supply   | —   | 1.9 | 2.5 | mA   | 3.3V      | —           |

### 7.3 Total power specifications

The part is designed with a power distribution network that has two specifications: dynamic power and total supply rail power (dynamic power plus leakage power). At higher temperatures, the leakage is higher and the user must manage the dynamic power to compensate. The user must ensure the total supply rail power is below the total power distribution network capacity. At lower temperatures, the leakage is reduced and the part can utilize the full dynamic power capacity. Exceeding either power specifications will result in IR drop issues and unpredictable operation of the device.

Table 10. Total power specifications

| Symbol       | Description                              | Min | Typ | Max | Unit | Condition                                          | Spec Number |
|--------------|------------------------------------------|-----|-----|-----|------|----------------------------------------------------|-------------|
| PVDD_DOMAIN1 | 0.825 V supply rail power <sup>1,2</sup> | —   | —   | 5.2 | W    | Core VDD, T <sub>j</sub> =150C                     | —           |
| PVDD_DOMAIN1 | 0.825 V supply rail power <sup>1,2</sup> | —   | —   | 4.8 | W    | Core VDD, T <sub>j</sub> =125C                     | —           |
| PDYN_DOMAIN1 | 0.825 V total dynamic power <sup>3</sup> | —   | —   | 2.0 | W    | Core VDD, T <sub>j</sub> =150C, at maximum leakage | —           |
| PDYN_DOMAIN1 | 0.825 V total dynamic power <sup>3</sup> | —   | —   | 2.8 | W    | Core VDD, T <sub>j</sub> =125C                     | —           |

1. Total supply rail power is dynamic power plus leakage power.
2. The supply rail leakage and dynamic power cannot exceed the total supply rail power specification.
3. The device cannot exceed the total dynamic power specification.

### 7.4 AE Device Power and Operating Current Specifications

The AE device power consumption, operating current, and applicable conditions are given in the following table.

Table 11. AE Device Power and Operating Current Specifications

| Symbol      | Description                                     | Min | Typ | Max | Unit | Condition                                                                                                                          | Spec Number |
|-------------|-------------------------------------------------|-----|-----|-----|------|------------------------------------------------------------------------------------------------------------------------------------|-------------|
| PVDD12      | VDD core supply power                           | —   | —   | 200 | mW   | T <sub>j</sub> = 150C, VDD12 = 1.265V, fSYS_AE = 160MHz                                                                            | —           |
| PVDD_HV_REG | 1.2V regulator supply power                     | —   | —   | 300 | mW   | T <sub>j</sub> = 150C, VDD_HV_REG = 1.8V, fSYS_AE = 160MHz                                                                         | —           |
| PVDD33      | VDD33 supply power (POR, LVD/HVD, flash)        | —   | —   | 35  | mW   | T <sub>j</sub> = 150C, VDD33 = 3.465V                                                                                              | —           |
| IVDDA       | VDDA voltage supply current                     | —   | —   | 10  | mA   | T <sub>j</sub> = 150C, VDDA = 3.465V, 5 ADCs enabled and converting, fAD_CLK = 80MHz                                               | —           |
| ISAR_VRH    | SAR*_VRH / SAR*_VRH_IO reference supply current | —   | —   | 2   | mA   | per reference supply, T <sub>j</sub> = 150C, SAR*_VRH / SAR*_VRH_IO = 5.5V, 2 ADCs active on the reference supply, fAD_CLK = 80MHz | —           |

## 8 Power Sequencing

### 8.1 Power-up

The following sequence has been validated by NXP and is to be followed when powering up the device. Contact NXP Semiconductor for more information on supply sequences that deviate from this sequence. Each supply within a step must be within its specified operating voltage range before the next step in the sequence is started.

1. Set POR\_B input to low value.
2. Ramp up all GPIO supplies and ADC references powered to 5V
3. Ramp up all 3.3V supplies including GPIO supplies powered to 3.3V
4. Ramp up all 1.8V supplies including GPIO supplies powered to 1.8V
5. Ramp up all 1.1V supplies.
6. Ramp up all 0.8V supplies
7. Set POR\_B input to high value

#### NOTE

The 5V supplies can be powered after the 3.3V supplies with no issues on the device.

#### NOTE

While powering up the device, the VDD\_EFUSE supply pin must be kept powered down. While the device is already powered up, the VDD\_EFUSE supply pin can be powered up/down independent of the other supplies on the device.

## 8.2 Power-down

When powering down the SoC, it is recommended to use the reverse order from the power-up sequence. If this cannot be achieved, ensure that all supplies are below the Vpwrdown level before powering up again.

Table 12. Power-down

| Symbol   | Description                                       | Min | Typ | Max | Unit | Condition | Spec Number |
|----------|---------------------------------------------------|-----|-----|-----|------|-----------|-------------|
| Vpwrdown | Maximum voltage on a supply pin in powerdown mode | —   | —   | 100 | mV   | —         | —           |

## 9 Electromagnetic compatibility (EMC)

EMC measurements to IC-level IEC standards are available from NXP Semiconductor on request.

## 10 I/O Pad Characteristics

### 10.1 GPIO Pads

Table 13. GPIO Pads

| Symbol    | Description                                     | Min            | Typ | Max            | Unit | Condition       | Spec Number |
|-----------|-------------------------------------------------|----------------|-----|----------------|------|-----------------|-------------|
| VIH       | Input high level DC voltage threshold           | 0.7 * VDD_IO_* | —   | —              | V    | 1.8V / 3.3V     | —           |
| VIL       | Input low level DC voltage threshold            | —              | —   | 0.3 * VDD_IO_* | V    | 1.8V / 3.3V     | —           |
| VOL       | GPIO output low voltage <sup>1</sup>            | —              | —   | 20% * VDD_IO_* | V    | —               | —           |
| VOH       | GPIO output high voltage <sup>1</sup>           | 80% * VDD_IO_* | —   | —              | V    | —               | —           |
| VHYS_33   | 3.3V GPIO input hysteresis voltage              | 100            | —   | —              | mV   | Always enabled. | —           |
| ILKG_18   | 1.8V GPIO pad input leakage current             | -17            | —   | 17             | uA   | 1.8V, Tj = 150C | —           |
| ILKG_33   | 3.3V GPI / GPIO pad input leakage current       | -30            | —   | 30             | uA   | 3.3V, Tj = 150C | —           |
| ILKG_3318 | 1.8V/3.3V GPIO pad input leakage current (3.3V) | -50            | —   | 50             | uA   | 3.3V, Tj = 150C | —           |

Table continues on the next page...

Table 13. GPIO Pads...continued

| Symbol       | Description                                         | Min | Typ | Max   | Unit | Condition                                              | Spec Number |
|--------------|-----------------------------------------------------|-----|-----|-------|------|--------------------------------------------------------|-------------|
| ILKG_3318    | 1.8V/3.3V GPIO pad input leakage current (1.8V)     | -17 | —   | 17    | uA   | 1.8V, T <sub>j</sub> = 150C                            | —           |
| CIN_18       | Input capacitance (1.8V GPIO)                       | —   | 6   | 8     | pF   | —                                                      | —           |
| CIN_33       | Input capacitance (3.3V GPI / GPIO)                 | —   | 7   | 11    | pF   | —                                                      | —           |
| CIN_3318     | Input capacitance (1.8V/3.3V GPIO)                  | —   | 7   | 11    | pF   | —                                                      | —           |
| ISLEW        | Input signal slew rate <sup>2</sup>                 | 1   | —   | 4     | V/ns | —                                                      | —           |
| ITR_TF       | Input signal rise/fall time <sup>2,3</sup>          | 0.5 | —   | 2     | ns   | —                                                      | —           |
| TPW_MIN      | Input minimum pulse width                           | 2   | —   | —     | ns   | —                                                      | —           |
| FMAX_IN_18   | 1.8V GPIO maximum input frequency <sup>4</sup>      | —   | —   | 50    | MHz  | CMOS Receiver                                          | —           |
| FMAX_IN_18   | 1.8V GPIO maximum input frequency <sup>4</sup>      | —   | —   | 208   | MHz  | VREF Receiver                                          | —           |
| FMAX_IN_3318 | 1.8V/3.3V GPIO maximum input frequency <sup>4</sup> | —   | —   | 208   | MHz  | 1.8V                                                   | —           |
| FMAX_IN_3318 | 1.8V/3.3V GPIO maximum input frequency <sup>4</sup> | —   | —   | 166.7 | MHz  | 3.3V                                                   | —           |
| FMAX_IN_33   | 3.3V GPIO maximum input frequency <sup>4</sup>      | —   | —   | 50    | MHz  | —                                                      | —           |
| IPU_18       | 1.8V GPIO pull up/down resistance                   | 9   | 18  | 23    | kΩ   | pull up @ 0.3 * VDD_HV_IO, pull down @ 0.7 * VDD_HV_IO | —           |
| IPU_33       | 3.3V GPIO pull up/down resistance                   | 9   | 18  | 23    | kΩ   | pull up @ 0.3 * VDD_HV_IO, pull down @ 0.7 * VDD_HV_IO | —           |
| IPU_3318     | 1.8V/3.3V GPIO pull up/down resistance              | 9   | 18  | 23    | kΩ   | pull up @ 0.3 * VDD_HV_IO, pull down @ 0.7 * VDD_HV_IO | —           |

Table continues on the next page...

Table 13. GPIO Pads...continued

| Symbol     | Description                                                        | Min  | Typ  | Max  | Unit     | Condition                         | Spec Number |
|------------|--------------------------------------------------------------------|------|------|------|----------|-----------------------------------|-------------|
| RDSON_18   | 1.8V GPIO output impedance (NMOS & PMOS) <sup>5</sup>              | 27.0 | 36.3 | 48.0 | $\Omega$ | SRE[2:0] = xxx, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 1.8V <sup>5</sup> | 18.0 | 30.0 | 43.0 | $\Omega$ | SRE[2:0] = 000, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 1.8V <sup>5</sup> | 19.0 | 30.0 | 44.0 | $\Omega$ | SRE[2:0] = 100, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 1.8V <sup>5</sup> | 21.0 | 33.0 | 49.0 | $\Omega$ | SRE[2:0] = 101, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 1.8V <sup>5</sup> | 23.0 | 37.5 | 58.0 | $\Omega$ | SRE[2:0] = 110, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 1.8V <sup>5</sup> | 24.0 | 37.5 | 57.0 | $\Omega$ | SRE[2:0] = 111, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 3.3V <sup>5</sup> | 18.0 | 30.0 | 43.0 | $\Omega$ | SRE[2:0] = 000, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 3.3V <sup>5</sup> | 19.0 | 30.0 | 44.0 | $\Omega$ | SRE[2:0] = 100, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 3.3V <sup>5</sup> | 21.0 | 33.4 | 50.0 | $\Omega$ | SRE[2:0] = 101, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 3.3V <sup>5</sup> | 23.0 | 39.5 | 61.0 | $\Omega$ | SRE[2:0] = 110, 50% *<br>VDD_IO_* | —           |
| RDSON_3318 | 1.8V/3.3V GPIO output impedance (NMOS & PMOS) at 3.3V <sup>5</sup> | 26.0 | 39.5 | 61.0 | $\Omega$ | SRE[2:0] = 111, 50% *<br>VDD_IO_* | —           |

Table continues on the next page...

Table 13. GPIO Pads...continued

| Symbol   | Description                                             | Min   | Typ  | Max  | Unit | Condition                         | Spec Number |
|----------|---------------------------------------------------------|-------|------|------|------|-----------------------------------|-------------|
| RDSON_33 | 3.3V GPIO output impedance (NMOS & PMOS) <sup>5</sup>   | 16.5  | 26.5 | 42.0 | Ω    | SRE[2:0] = 100, 50% *<br>VDD_IO_* | —           |
| RDSON_33 | 3.3V GPIO output impedance (NMOS & PMOS) <sup>5</sup>   | 19.2  | 30.5 | 49.5 | Ω    | SRE[2:0] = 101, 50% *<br>VDD_IO_* | —           |
| RDSON_33 | 3.3V GPIO output impedance (NMOS & PMOS) <sup>5</sup>   | 24.5  | 38.0 | 61.5 | Ω    | SRE[2:0] = 110, 50% *<br>VDD_IO_* | —           |
| RDSON_33 | 3.3V GPIO output impedance (NMOS & PMOS) <sup>5</sup>   | 32.0  | 48.0 | 75.5 | Ω    | SRE[2:0] = 111, 50% *<br>VDD_IO_* | —           |
| IOH_18   | 1.8V GPIO output high current <sup>5</sup>              | -15.0 | —    | -6.0 | mA   | SRE[2:0] = xxx, 80% *<br>VDD_IO_* | —           |
| IOL_18   | 1.8V GPIO output low current <sup>5</sup>               | 6.0   | —    | 15.0 | mA   | SRE[2:0] = xxx, 20% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 1.8V <sup>5</sup> | -22   | —    | -8   | mA   | SRE[2:0] = 000, 80% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 1.8V <sup>5</sup> | -21   | —    | -8   | mA   | SRE[2:0] = 100, 80% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 1.8V <sup>5</sup> | -19   | —    | -6   | mA   | SRE[2:0] = 101, 80% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 1.8V <sup>5</sup> | -17   | —    | -6   | mA   | SRE[2:0] = 110, 80% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 1.8V <sup>5</sup> | -17   | —    | -6   | mA   | SRE[2:0] = 111, 80% *<br>VDD_IO_* | —           |
| IOL_3318 | 1.8V/3.3V GPIO output low current at 1.8V <sup>5</sup>  | 8     | —    | 22   | mA   | SRE[2:0] = 000, 20% *<br>VDD_IO_* | —           |
| IOL_3318 | 1.8V/3.3V GPIO output low current at 1.8V <sup>5</sup>  | 8     | —    | 21   | mA   | SRE[2:0] = 100, 20% *<br>VDD_IO_* | —           |
| IOL_3318 | 1.8V/3.3V GPIO output low current at 1.8V <sup>5</sup>  | 6     | —    | 20   | mA   | SRE[2:0] = 101, 20% *<br>VDD_IO_* | —           |

Table continues on the next page...

Table 13. GPIO Pads...continued

| Symbol   | Description                                             | Min   | Typ | Max   | Unit | Condition                         | Spec Number |
|----------|---------------------------------------------------------|-------|-----|-------|------|-----------------------------------|-------------|
| IOL_3318 | 1.8V/3.3V GPIO output low current at 1.8V <sup>5</sup>  | 6     | —   | 18    | mA   | SRE[2:0] = 110, 20% *<br>VDD_IO_* | —           |
| IOL_3318 | 1.8V/3.3V GPIO output low current at 1.8V <sup>5</sup>  | 6     | —   | 17    | mA   | SRE[2:0] = 111, 20% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 3.3V <sup>5</sup> | -40   | —   | -14   | mA   | SRE[2:0] = 000, 80% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 3.3V <sup>5</sup> | -40   | —   | -14   | mA   | SRE[2:0] = 100, 80% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 3.3V <sup>5</sup> | -35   | —   | -10   | mA   | SRE[2:0] = 101, 80% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 3.3V <sup>5</sup> | -32   | —   | -10   | mA   | SRE[2:0] = 110, 80% *<br>VDD_IO_* | —           |
| IOH_3318 | 1.8V/3.3V GPIO output high current at 3.3V <sup>5</sup> | -32   | —   | -10   | mA   | SRE[2:0] = 111, 80% *<br>VDD_IO_* | —           |
| IOL_3318 | 1.8V/3.3V GPIO output low current at 3.3V <sup>5</sup>  | 15    | —   | 40    | mA   | SRE[2:0] = 000, 20% *<br>VDD_IO_* | —           |
| IOL_3318 | 1.8V/3.3V GPIO output low current at 3.3V <sup>5</sup>  | 15    | —   | 40    | mA   | SRE[2:0] = 100, 20% *<br>VDD_IO_* | —           |
| IOL_3318 | 1.8V/3.3V GPIO output low current at 3.3V <sup>5</sup>  | 13    | —   | 36    | mA   | SRE[2:0] = 101, 20% *<br>VDD_IO_* | —           |
| IOL_3318 | 1.8V/3.3V GPIO output low current at 3.3V <sup>5</sup>  | 12    | —   | 33    | mA   | SRE[2:0] = 110, 20% *<br>VDD_IO_* | —           |
| IOL_3318 | 1.8V/3.3V GPIO output low current at 3.3V <sup>5</sup>  | 11    | —   | 32    | mA   | SRE[2:0] = 111, 20% *<br>VDD_IO_* | —           |
| IOH_33   | 3.3V GPIO output high current <sup>5</sup>              | -40.1 | —   | -14.0 | mA   | SRE[2:0] = 100, 80% *<br>VDD_IO_* | —           |
| IOH_33   | 3.3V GPIO output high current <sup>5</sup>              | -36.2 | —   | -12.1 | mA   | SRE[2:0] = 101, 80% *<br>VDD_IO_* | —           |

Table continues on the next page...

Table 13. GPIO Pads...continued

| Symbol  | Description                                       | Min   | Typ | Max   | Unit | Condition                                                                                     | Spec Number |
|---------|---------------------------------------------------|-------|-----|-------|------|-----------------------------------------------------------------------------------------------|-------------|
| IOH_33  | 3.3V GPIO output high current <sup>5</sup>        | -32.0 | —   | -10.3 | mA   | SRE[2:0] = 110, 80% * VDD_IO_*                                                                | —           |
| IOH_33  | 3.3V GPIO output high current <sup>5</sup>        | -29.0 | —   | -9.0  | mA   | SRE[2:0] = 111, 80% * VDD_IO_*                                                                | —           |
| IOL_33  | 3.3V GPIO output low current <sup>5</sup>         | 14.6  | —   | 39.4  | mA   | SRE[2:0] = 000, 20% * VDD_IO_*                                                                | —           |
| IOL_33  | 3.3V GPIO output low current <sup>5</sup>         | 14.6  | —   | 39.4  | mA   | SRE[2:0] = 100, 20% * VDD_IO_*                                                                | —           |
| IOL_33  | 3.3V GPIO output low current <sup>5</sup>         | 13.0  | —   | 35.5  | mA   | SRE[2:0] = 101, 20% * VDD_IO_*                                                                | —           |
| IOL_33  | 3.3V GPIO output low current <sup>5</sup>         | 11.2  | —   | 32.0  | mA   | SRE[2:0] = 110, 20% * VDD_IO_*                                                                | —           |
| IOL_33  | 3.3V GPIO output low current <sup>5</sup>         | 10.0  | —   | 29.0  | mA   | SRE[2:0] = 111, 20% * VDD_IO_*                                                                | —           |
| FMAX_18 | 1.8V GPIO maximum output frequency <sup>5,6</sup> | —     | —   | 208   | MHz  | SRE[2:0] = 000                                                                                | —           |
| FMAX_18 | 1.8V GPIO maximum output frequency <sup>5,6</sup> | —     | —   | 150   | MHz  | SRE[2:0] = 100                                                                                | —           |
| FMAX_18 | 1.8V GPIO maximum output frequency <sup>5,6</sup> | —     | —   | 133   | MHz  | SRE[2:0] = 101                                                                                | —           |
| FMAX_18 | 1.8V GPIO maximum output frequency <sup>5,6</sup> | —     | —   | 100   | MHz  | SRE[2:0] = 110                                                                                | —           |
| FMAX_18 | 1.8V GPIO maximum output frequency <sup>5,6</sup> | —     | —   | 50    | MHz  | SRE[2:0] = 111                                                                                | —           |
| FMAX_33 | 3.3V GPIO maximum output frequency <sup>5,6</sup> | —     | —   | 50    | MHz  | SRE[2:0] = 100                                                                                | —           |
| FMAX_33 | 3.3V GPIO maximum output frequency <sup>5,6</sup> | —     | —   | 50    | MHz  | SRE[2:0] = 101, reduced slew relative to the SRE[2:0] = 100 setting for the same output load. | —           |
| FMAX_33 | 3.3V GPIO maximum output frequency <sup>5,6</sup> | —     | —   | 50    | MHz  | SRE[2:0] = 110                                                                                | —           |

Table continues on the next page...



Table 13. GPIO Pads...continued

| Symbol     | Description                                                 | Min  | Typ | Max   | Unit | Condition            | Spec Number |
|------------|-------------------------------------------------------------|------|-----|-------|------|----------------------|-------------|
| FMAX_33    | 3.3V GPIO maximum output frequency <a href="#">5,6</a>      | —    | —   | 1     | MHz  | SRE[2:0] = 111       | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 208   | MHz  | SRE[2:0] = 000, 1.8V | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 166.7 | MHz  | SRE[2:0] = 100, 1.8V | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 150   | MHz  | SRE[2:0] = 101, 1.8V | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 133.3 | MHz  | SRE[2:0] = 110, 1.8V | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 100   | MHz  | SRE[2:0] = 111, 1.8V | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 166.7 | MHz  | SRE[2:0] = 000, 3.3V | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 150   | MHz  | SRE[2:0] = 100, 3.3V | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 133.3 | MHz  | SRE[2:0] = 101, 3.3V | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 100   | MHz  | SRE[2:0] = 110, 3.3V | —           |
| FMAX_3318  | 1.8V/3.3V GPIO maximum output frequency <a href="#">5,6</a> | —    | —   | 83.3  | MHz  | SRE[2:0] = 111, 3.3V | —           |
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 1.8V <a href="#">5,6,7</a> | 1.0  | —   | 5.5   | V/ns | SRE[2:0] = 000       | —           |
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 1.8V <a href="#">5,6,7</a> | 1.0  | —   | 5.75  | V/ns | SRE[2:0] = 100       | —           |
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 1.8V <a href="#">5,6,7</a> | 0.75 | —   | 4.75  | V/ns | SRE[2:0] = 101       | —           |
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 1.8V <a href="#">5,6,7</a> | 0.5  | —   | 4.5   | V/ns | SRE[2:0] = 110       | —           |

Table continues on the next page...

Table 13. GPIO Pads...continued

| Symbol     | Description                                                 | Min  | Typ  | Max  | Unit | Condition                                                  | Spec Number |
|------------|-------------------------------------------------------------|------|------|------|------|------------------------------------------------------------|-------------|
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 1.8V <a href="#">5,6,7</a> | 0.5  | —    | 4.0  | V/ns | SRE[2:0] = 111                                             | —           |
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 3.3V <a href="#">5,6,7</a> | 2.0  | —    | 10.5 | V/ns | SRE[2:0] = 000                                             | —           |
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 3.3V <a href="#">5,6,7</a> | 2.0  | —    | 9.25 | V/ns | SRE[2:0] = 100                                             | —           |
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 3.3V <a href="#">5,6,7</a> | 1.5  | —    | 9.5  | V/ns | SRE[2:0] = 101                                             | —           |
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 3.3V <a href="#">5,6,7</a> | 0.75 | —    | 7.5  | V/ns | SRE[2:0] = 110                                             | —           |
| TR_TF_3318 | 1.8V/3.3V GPIO rise/fall time at 3.3V <a href="#">5,6,7</a> | 0.75 | —    | 7.25 | V/ns | SRE[2:0] = 111                                             | —           |
| TR_TF_18   | 1.8V GPIO rise/fall time <a href="#">5,6,7</a>              | 0.75 | —    | 3.75 | V/ns | SRE[2:0] = 000                                             | —           |
| TR_TF_18   | 1.8V GPIO rise/fall time <a href="#">5,6,7</a>              | 0.75 | —    | 3.75 | V/ns | SRE[2:0] = 100                                             | —           |
| TR_TF_18   | 1.8V GPIO rise/fall time <a href="#">5,6,7</a>              | 0.75 | —    | 3.25 | V/ns | SRE[2:0] = 101                                             | —           |
| TR_TF_18   | 1.8V GPIO rise/fall time <a href="#">5,6,7</a>              | 0.75 | —    | 3.25 | V/ns | SRE[2:0] = 110                                             | —           |
| TR_TF_18   | 1.8V GPIO rise/fall time <a href="#">5,6,7</a>              | 0.25 | —    | 3.25 | V/ns | SRE[2:0] = 111                                             | —           |
| TR_TF_33   | 3.3V GPIO rise/fall time <a href="#">5,6,7</a>              | 1.90 | —    | 9.0  | V/ns | SRE[2:0] = 100                                             | —           |
| TR_TF_33   | 3.3V GPIO rise/fall time <a href="#">5,6,7</a>              | 1.00 | —    | 8.50 | V/ns | SRE[2:0] = 101                                             | —           |
| TR_TF_33   | 3.3V GPIO rise/fall time <a href="#">5,6,7</a>              | 0.50 | —    | 7.30 | V/ns | SRE[2:0] = 110                                             | —           |
| TR_TF_33   | 3.3V GPIO rise/fall time <a href="#">5,6,7</a>              | 0.40 | —    | 6.0  | V/ns | SRE[2:0] = 111                                             | —           |
| WISE_33    | 3.3V GPIO pad indeterminate state end threshold             | —    | 2.35 | —    | V    | See 1.8V and 3.3V GPIO pad detailed behavior diagram below | —           |
| WISE_3318  | 1.8V/3.3V GPIO pad indeterminate state end threshold        | —    | 1.53 | —    | V    | See 1.8V/3.3V GPIO pad detailed behavior diagram below     | —           |

Table continues on the next page...

Table 13. GPIO Pads...continued

| Symbol  | Description                                     | Min | Typ | Max | Unit | Condition                                                  | Spec Number |
|---------|-------------------------------------------------|-----|-----|-----|------|------------------------------------------------------------|-------------|
| WISE_18 | 1.8V GPIO pad indeterminate state end threshold | —   | 0.6 | —   | V    | See 1.8V and 3.3V GPIO pad detailed behavior diagram below | —           |

- For current at this voltage see IOL/IOH specs respectively.
- Fastest slew rate and lowest rise/fall time constraint required to meet high-speed interface timing such as QSPI, RGMII, and uSDHC. Slower input transitions can be used for input signals with slow switching rates (<40 MHz).
- The ISLEW has precedence over ITR\_TF if the ITR\_TF violates the implied range for a given ISLEW.
- Input slew rate and rise/fall time limits must be adhered to in conjunction with the max input frequency limits given for proper operation.
- GPIO output transition time information can be obtained from the device IBIS model. IBIS models are recommended for system level simulations, as discrete values for I/O transition times are not representative of the I/O pad behavior when connected to an actual transmission line load.
- I/O timing specifications are valid for the un-terminated 50ohm transmission line reference load given in the figure below. A lumped 8pF load is assumed at the end of a 5 inch microstrip trace on standard FR4 with approximately 3.3pF/inch. For signals with frequency greater than 63MHz, a maximum 2 inch PCB trace is assumed. For best signal integrity, the series resistance in the transmission line should be matched closely to the selected RDSON of the I/O pad output.
- Rise/fall time specifications are derived from simulation model for the defined operating points (between 20% and 80% of VDD\_HV\_IO level). Actual application rise/fall time should be extracted from IBIS model simulations with the microcontroller models and application PCB. Actual application rise fall times extracted from simulation must meet the TR\_TF specification.





Figure 5. Reference Load Diagram






Figure 7. 1.8V and 3.3V GPIO pad detailed behavior during power up

The high-impedance state level is shown based on the external pull-up being on the corresponding pad supply.

10.2 LVDS Pads

The table below gives the specifications for the LVDS transmitter and receiver pads. The LVDS pads are used for the Aurora reference clock receiver, the CLKOUT LVDS transmitter, MSC, SPI and ZipWire.

Table 14. LVDS Pads

| Symbol         | Description                                                                              | Min | Typ | Max | Unit | Condition                               | Spec Number |
|----------------|------------------------------------------------------------------------------------------|-----|-----|-----|------|-----------------------------------------|-------------|
| fLVDS          | Data Rate                                                                                | —   | —   | 420 | Mbps | 100ohm external termination at receiver | —           |
| VFAULT_RX_FALL | LVDS Receiver Input Fall voltage threshold for channel open fault detection assertion    | 50  | —   | 250 | mV   | Open transmitter                        | —           |
| VFAULT_RX_RISE | LVDS Receiver Input Rise voltage threshold for channel open fault detection de-assertion | 50  | —   | 250 | mV   | Open transmitter                        | —           |

Table continues on the next page...

Table 14. LVDS Pads...continued

| Symbol           | Description                                                               | Min                       | Typ | Max                       | Unit | Condition                                                                     | Spec Number |
|------------------|---------------------------------------------------------------------------|---------------------------|-----|---------------------------|------|-------------------------------------------------------------------------------|-------------|
| VDIFF_LVDS_TX    | Transmitter Differential output voltage                                   | 180                       | 300 | 450                       | mV   | max fLVDS, 100ohm external termination / 50ohm Tx line delay, matched network | —           |
| VCM_LVDS_TX      | Transmitter Output Common mode voltage                                    | 0.775                     | —   | 1.025                     | V    | Applies to Aurora, CLKOUT LVDS TX and Zipwire                                 | —           |
| VCM_LVDS_TX      | Transmitter Output Common mode voltage                                    | 1.05                      | —   | 1.37                      | V    | Applies to SPI/MSD                                                            | —           |
| CLOAD_LVDS       | Maximum transmission line load(Not lumped but distributed over the Tline) | —                         | —   | 10                        | pF   | —                                                                             | —           |
| RTERM_LVDS       | Internal termination resistance                                           | 80                        | 100 | 130                       | Ohm  | transmitter and receiver                                                      | —           |
| VSLEW_LVDS       | Differential output slew rate                                             | 0.2                       | —   | —                         | V/nS | max fLVDS                                                                     | —           |
| TSTARTUP_LVDS_TX | Transmitter startup time (transmitter ready after enabling)               | —                         | —   | 1.5                       | us   | Includes reference startup time                                               | —           |
| TEYE_LVDS        | Valid data region                                                         | 0.8                       | —   | —                         | UI   | transmitter, max fLVDS, includes PLL jitter                                   | —           |
| VOH_LVDS         | Transmitter output high indicator                                         | LVDS I/O Supply / 2 + 0.1 | —   | —                         | V    | 100ohm termination                                                            | —           |
| VOL_LVDS         | Transmitter output low indicator                                          | —                         | —   | LVDS I/O Supply / 2 - 0.1 | V    | 100ohm termination                                                            | —           |
| VCM_LVDS_RX      | Receiver Input signal common mode range <sup>1</sup>                      | 0.225                     | —   | VDD_HV_IO_LFA ST - 0.225  | V    | —                                                                             | —           |
| VDIFF_LVDS_RX    | Receiver differential input voltage <sup>2,1</sup>                        | 100                       | —   | 450                       | mV   | —                                                                             | —           |
| ΔF_RX_PAD_CORE   | Duty Cycle output from Receiver pad to core side port                     | 40                        | —   | 60                        | %    | —                                                                             | —           |

Table continues on the next page...

Table 14. LVDS Pads...continued

| Symbol                            | Description                                                             | Min | Typ | Max | Unit | Condition                       | Spec Number |
|-----------------------------------|-------------------------------------------------------------------------|-----|-----|-----|------|---------------------------------|-------------|
| TSTARTUP_LVDS_RX                  | Receiver startup time (receiver ready after enabling)                   | —   | —   | 1   | us   | Includes reference startup time | —           |
| CIN                               | Differential input capacitance                                          | —   | 3.5 | 6   | pF   | —                               | —           |
| Pin_leakage(PAD_P/PAD_N)_DISABLED | Pin Leakage(pad_p/pad_n) with Rx disabled (ipp_ibe_lv = 0) <sup>3</sup> | -5  | —   | 5   | uA   | lpp_ibe_lv=0                    | —           |
| Pin_leakage(PAD_P/PAD_N)_ENABLED  | Pin Leakage(pad_p/pad_n) with Rx enabled (ipp_ibe_lv = 1)               | -5  | —   | 100 | uA   | lpp_ibe_lv=1                    | —           |
| Ipin_leakage(PAD_P/PAD_N)         | Pin leakage (pad_p,pad_n) When Transmitter disabled <sup>4</sup>        | -5  | —   | 5   | uA   | lpp_obe_lv=0                    | —           |

1. The LVDS input pin maximum voltage given in the operating conditions section of the datasheet must be obeyed when setting the common-mode and differential swing voltages seen by the LVDS receiver.
2. The high gain configuration is selected by programming MSCR501[RXCB] for Zipwire\_0 and MSCR503[RXCB] for Zipwire\_1 in SIUL2\_1. High gain setting is used for 420Mbps operation and the low gain setting is used for up to 320Mbps operation.
3. When measuring leakage, both pad\_p and pad\_n should be shorted together and driven to 1.8V supply or ground
4. For pin leakage drive both pad\_p and pad\_n to high or low together and measure pin current




Figure 8. LFAST timing definition




Figure 9. VDIFF\_LVDS\_TX pk-pk in single ended and differential mode

### 10.3 Reset related pad electrical characteristics

The following table gives the characteristics of the POR\_B and RESET\_B pads.

Values not explicitly listed in this table can be found in the 'GPIO Pads' section.



Table 15. Reset related pad electrical characteristics

| Symbol        | Description                                   | Min    | Typ  | Max | Unit | Condition                                       | Spec Number |
|---------------|-----------------------------------------------|--------|------|-----|------|-------------------------------------------------|-------------|
| ISLEW_POR_B   | POR_B slew rate                               | 30e-06 | —    | 4   | V/ns | —                                               | —           |
| ISLEW_RESET_B | RESET_B slew rate <sup>1</sup>                | 30e-06 | —    | 4   | V/ns | Noise on RESET_B <100mV peak-peak.              | —           |
| WISE_RESET_B  | RESET_B pad indeterminate state end threshold | —      | 2.35 | —   | V    | See RESET_B pad detailed behavior diagram below | —           |
| VRSE_RESET_B  | RESET_B pad ramp-up state end threshold       | —      | —    | 635 | mV   | See RESET_B pad detailed behavior diagram below | —           |
| WF_RESET_B    | RESET_B input filtered pulse                  | —      | —    | 17  | ns   | —                                               | —           |
| WNF_RESET_B   | RESET_B input not filtered pulse              | 400    | —    | —   | ns   | —                                               | —           |
| MLP_POR_B     | POR_B minimum low pulse                       | 5      | —    | —   | us   | —                                               | —           |

1.  $ISLEW\_RESET\_B(\text{Min}) = \text{MAX}[30\text{e-}06, 0.002 * V_{\text{noise\_p\_p}} * F_{\text{noise}}]$ , where  $V_{\text{noise\_p\_p}}$  is peak-peak noise magnitude (in V) and  $F_{\text{noise}}$  is max noise frequency (in MHz).





Figure 10. RESET\_B pad detailed behavior

The RESET\_B pad behavior described in the diagram and the related VRSE\_RESET\_B parameter spec also apply to the case of core VDD droop after power-up.



During SoC power-up, the PMIC asserts the POR\_B input before the SoC supplies are turned on and kept asserted until all SoC supplies have reached their operational levels (i.e., all the corresponding voltage monitors in the PMIC have been satisfied) and any required PMIC BIST has completed. See the 'Power Sequencing' section for details.

The PMIC asserts the POR\_B input whenever one of its voltage detectors detects an SoC supply's voltage is outside its operational range (i.e., a corresponding PMIC LVD or HVD event occurs).

## 10.4 AE GPIO Input DC

Table 16. AE GPIO Input DC

| Symbol | Description                                             | Min         | Typ | Max         | Unit | Condition          | Spec Number |
|--------|---------------------------------------------------------|-------------|-----|-------------|------|--------------------|-------------|
| VIH    | GPIO Input high level DC voltage threshold <sup>1</sup> | 0.65 * VDDH | —   | VDDH + 0.3  | V    | with hysteresis    | —           |
| VIL    | GPIO Input low level DC voltage threshold <sup>1</sup>  | VSS - 0.3   | —   | 0.35 * VDDH | V    | with hysteresis    | —           |
| VIH    | GPIO Input high level DC voltage threshold <sup>1</sup> | 0.55 * VDDH | —   | VDDH + 0.3  | V    | without hysteresis | —           |

Table continues on the next page...

Table 16. AE GPIO Input DC...continued

| Symbol | Description                                            | Min        | Typ | Max        | Unit | Condition             | Spec Number |
|--------|--------------------------------------------------------|------------|-----|------------|------|-----------------------|-------------|
| VIL    | GPIO Input low level DC voltage threshold <sup>1</sup> | VSS - 0.3  | —   | 0.4 * VDDH | V    | without hysteresis    | —           |
| VHYS   | GPIO Input hysteresis voltage <sup>1</sup>             | 0.1 * VDDH | —   | —          | V    | —                     | —           |
| ILKG   | GPO Input leakage current                              | -2.5       | —   | 2.5        | uA   | pull up/down disabled | —           |
| CIN    | GPIO Input pin capacitance                             | —          | —   | 6          | pF   | —                     | —           |

1. VDDH = VDD\_HV\_IO\_D0 | VDD\_HV\_IO\_D1




Figure 12. GPIO Input DC Characteristics

## 10.5 AE GPIO Output DC

Table 17. AE GPIO Output DC

| Symbol | Description                                  | Min        | Typ | Max        | Unit | Condition | Spec Number |
|--------|----------------------------------------------|------------|-----|------------|------|-----------|-------------|
| VOH    | GPIO output high voltage <sup>1</sup>        | 0.8 * VDDH | —   | —          | V    | —         | —           |
| VOL    | GPIO output low voltage <sup>1</sup>         | —          | —   | 0.2 * VDDH | V    | —         | —           |
| IWPU   | GPIO weak pull up current (absolute value)   | 10         | —   | 55         | uA   | —         | —           |
| IWPD   | GPIO weak pull down current (absolute value) | 10         | —   | 55         | uA   | —         | —           |

1. VDDH = VDD\_HV\_IO\_D0 | VDD\_HV\_IO\_D1

## 10.6 AE GPIO Output AC

Table 18. AE GPIO Output AC

| Symbol | Description                                  | Min | Typ | Max | Unit | Condition                                                                        | Spec Number |
|--------|----------------------------------------------|-----|-----|-----|------|----------------------------------------------------------------------------------|-------------|
| IOH    | GPIO output high current <sup>1,2</sup>      | 18  | —   | 70  | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 3.465V                               | —           |
| IOL    | GPIO output low current <sup>1,2</sup>       | 21  | —   | 120 | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 3.465V                               | —           |
| IOH    | GPIO output high current <sup>1,2</sup>      | 38  | —   | 132 | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 5.25V                                | —           |
| IOL    | GPIO output low current <sup>1,2</sup>       | 48  | —   | 220 | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 5.25V                                | —           |
| IAV    | GPIO average output current <sup>1,2,3</sup> | —   | —   | 13  | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), CLOAD = 25pF, VDDH = 3.465V, fmax = 83.3MHz | —           |
| IRMS   | GPIO RMS output current <sup>1,2,3</sup>     | —   | —   | 37  | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), CLOAD = 25pF, VDDH = 3.465V, fmax = 83.3MHz | —           |
| IAV    | GPIO average output current <sup>1,2,3</sup> | —   | —   | 16  | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), CLOAD = 50pF, VDDH = 3.465V, fmax = 66.7MHz | —           |
| IRMS   | GPIO RMS output current <sup>1,2,3</sup>     | —   | —   | 36  | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), CLOAD = 50pF, VDDH = 3.465V, fmax = 66.7MHz | —           |
| IAV    | GPIO average output current <sup>1,2,3</sup> | —   | —   | 36  | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), CLOAD = 25pF, VDDH = 5.25V, fmax = 111MHz   | —           |
| IRMS   | GPIO RMS output current <sup>1,2,3</sup>     | —   | —   | 83  | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), CLOAD = 25pF, VDDH = 5.25V, fmax = 111MHz   | —           |

Table continues on the next page...

Table 18. AE GPIO Output AC...continued

| Symbol        | Description                                        | Min     | Typ | Max     | Unit | Condition                                                                     | Spec Number |
|---------------|----------------------------------------------------|---------|-----|---------|------|-------------------------------------------------------------------------------|-------------|
| IAV           | GPIO average output current <a href="#">1,2,3</a>  | —       | —   | 42      | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), CLOAD = 50pF, VDDH = 5.25V, fmax = 98MHz | —           |
| IRMS          | GPIO RMS output current <a href="#">1,2,3</a>      | —       | —   | 89      | mA   | full drive (SIUL_MSCRx[SRE] = 0b11), CLOAD = 50pF, VDDH = 5.25V, fmax = 98MHz | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —       | —   | 83.3    | MHz  | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 3.465V, CLOAD = 25pF              | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —       | —   | 66.7    | MHz  | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 3.465V, CLOAD = 50pF              | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —       | —   | 111     | MHz  | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 5.25V, CLOAD = 25pF               | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —       | —   | 98      | MHz  | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 5.25V, CLOAD = 50pF               | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | —       | —   | 1.5/1.5 | ns   | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 3.465V, CLOAD = 25pF              | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | 0.9/0.9 | —   | 3/3     | ns   | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 3.465V, CLOAD = 50pF              | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | —       | —   | 1.2/1.2 | ns   | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 5.25V, CLOAD = 25pF               | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | —       | —   | 2/2     | ns   | full drive (SIUL_MSCRx[SRE] = 0b11), VDDH = 5.25V, CLOAD = 50pF               | —           |

Table continues on the next page...

Table 18. AE GPIO Output AC...continued

| Symbol | Description                                  | Min  | Typ | Max | Unit | Condition                                                                        | Spec Number |
|--------|----------------------------------------------|------|-----|-----|------|----------------------------------------------------------------------------------|-------------|
| IOH    | GPIO output high current <sup>1,2</sup>      | 9    | —   | 35  | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 3.465V                               | —           |
| IOL    | GPIO output low current <sup>1,2</sup>       | 10.5 | —   | 60  | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 3.465V                               | —           |
| IOH    | GPIO output high current <sup>1,2</sup>      | 19   | —   | 66  | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 5.25V                                | —           |
| IOL    | GPIO output low current <sup>1,2</sup>       | 24   | —   | 110 | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 5.25V                                | —           |
| IAV    | GPIO average output current <sup>1,2,3</sup> | —    | —   | 8   | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), CLOAD = 25pF, VDDH = 3.465V, fmax = 62.5MHz | —           |
| IRMS   | GPIO RMS output current <sup>1,2,3</sup>     | —    | —   | 20  | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), CLOAD = 25pF, VDDH = 3.465V, fmax = 62.5MHz | —           |
| IAV    | GPIO average output current <sup>1,2,3</sup> | —    | —   | 9   | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), CLOAD = 50pF, VDDH = 3.465V, fmax = 43.4MHz | —           |
| IRMS   | GPIO RMS output current <sup>1,2,3</sup>     | —    | —   | 21  | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), CLOAD = 50pF, VDDH = 3.465V, fmax = 43.4MHz | —           |
| IAV    | GPIO average output current <sup>1,2,3</sup> | —    | —   | 25  | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), CLOAD = 25pF, VDDH = 5.25V, fmax = 95MHz    | —           |
| IRMS   | GPIO RMS output current <sup>1,2,3</sup>     | —    | —   | 53  | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), CLOAD = 25pF, VDDH = 5.25V, fmax = 95MHz    | —           |

Table continues on the next page...

Table 18. AE GPIO Output AC...continued

| Symbol        | Description                                        | Min     | Typ | Max     | Unit | Condition                                                                       | Spec Number |
|---------------|----------------------------------------------------|---------|-----|---------|------|---------------------------------------------------------------------------------|-------------|
| IAV           | GPIO average output current <a href="#">1,2,3</a>  | —       | —   | 21      | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), CLOAD = 50pF, VDDH = 5.25V, fmax = 62.5MHz | —           |
| IRMS          | GPIO RMS output current <a href="#">1,2,3</a>      | —       | —   | 44      | mA   | half drive (SIUL_MSCRx[SRE] = 0b10), CLOAD = 50pF, VDDH = 5.25V, fmax = 62.5MHz | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —       | —   | 62.5    | MHz  | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 3.465V, CLOAD = 25pF                | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —       | —   | 43.4    | MHz  | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 3.465V, CLOAD = 50pF                | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —       | —   | 95      | MHz  | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 5.25V, CLOAD = 25pF                 | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —       | —   | 62.5    | MHz  | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 5.25V, CLOAD = 50pF                 | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | 0.6/0.8 | —   | 3.5/3.5 | ns   | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 3.465V, CLOAD = 25pF                | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | 1.8/1.2 | —   | 6.5/6.5 | ns   | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 3.465V, CLOAD = 50pF                | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | —       | —   | 2/2     | ns   | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 5.25V, CLOAD = 25pF                 | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | —       | —   | 4/4     | ns   | half drive (SIUL_MSCRx[SRE] = 0b10), VDDH = 5.25V, CLOAD = 50pF                 | —           |

Table continues on the next page...

Table 18. AE GPIO Output AC...continued

| Symbol        | Description                                        | Min   | Typ | Max   | Unit | Condition                                                            | Spec Number |
|---------------|----------------------------------------------------|-------|-----|-------|------|----------------------------------------------------------------------|-------------|
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —     | —   | 11    | MHz  | fast slew rate (SIUL_MSCRx[SRE] = 0b01), VDDH = 3.465V, CLOAD = 50pF | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —     | —   | 18.5  | MHz  | fast slew rate (SIUL_MSCRx[SRE] = 0b01), VDDH = 5.25V, CLOAD = 50pF  | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | 4/3.5 | —   | 25/25 | ns   | fast slew rate (SIUL_MSCRx[SRE] = 0b01), VDDH = 3.465V, CLOAD = 50pF | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | —     | —   | 12/12 | ns   | fast slew rate (SIUL_MSCRx[SRE] = 0b01), VDDH = 5.25V, CLOAD = 50pF  | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —     | —   | 6.7   | MHz  | slow slew rate (SIUL_MSCRx[SRE] = 0b00), VDDH = 3.465V, CLOAD = 50pF | —           |
| fmax          | GPIO output frequency <a href="#">1,2,3</a>        | —     | —   | 12.5  | MHz  | slow slew rate (SIUL_MSCRx[SRE] = 0b00), VDDH = 5.25V, CLOAD = 50pF  | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | 6.8/6 | —   | 40/40 | ns   | slow slew rate (SIUL_MSCRx[SRE] = 0b00), VDDH = 3.465V, CLOAD = 50pF | —           |
| TRISE / TFALL | GPIO output rise/fall time <a href="#">1,2,3,4</a> | —     | —   | 24/24 | ns   | slow slew rate (SIUL_MSCRx[SRE] = 0b00), VDDH = 5.25V, CLOAD = 50pF  | —           |

1. GPIO pad specifications are derived from Spice simulations and are not production tested.
2. VDDH = VDD\_HV\_IO\_D0 | VDD\_HV\_IO\_D1.
3. C LOAD is the total of the external load plus the output driver and package parasitic capacitance.
4. Measured in relation to V OH /V OL .



## 11 Aurora Specifications

### 11.1 Aurora Pads

Table 19. Aurora Pads

| Symbol                 | Description                                                                                 | Min   | Typ | Max   | Unit | Condition                                                                                 | Spec Number |
|------------------------|---------------------------------------------------------------------------------------------|-------|-----|-------|------|-------------------------------------------------------------------------------------------|-------------|
| fAURORA                | Data Rate                                                                                   | 0.05  | —   | 5.0   | Gbps | 100Ω external termination ( Not on board but inside receiver after AC coupling )          | —           |
| IDD_HV_AUR             | Transmitter HV supply current consumption (No pre-emphasis)                                 | 18    | 22  | 31    | mA   | max fAURORA per active transmit lane                                                      | —           |
| IDD_HV_AUR             | Transmitter HV supply current consumption (pre-emphasis enabled , pre-emphasis gain=11)     | 25    | 30  | 40    | mA   | max fAURORA per active transmit lane                                                      | —           |
| VOD_AURORA_AC          | Transmitter Differential output voltage (end termination) <a href="#">1,2,3</a>             | 400   | 600 | 900   | mV   | max fAURORA, 100Ω termination, 100Ω differential transmission line delay, matched network | —           |
| VOD_AURORA_DC          | DC range for the VOD (Transmitter Differential Output Voltage)                              | 800   | —   | —     | mV   | ipp_obe=1 DC condition                                                                    | —           |
| VOD_AURORA_AC_PRE_EMPH | Transmitter Differential output voltage (end termination, preemph=11) <a href="#">4,2,3</a> | 600   | 900 | 1200  | mV   | max fAURORA, 100Ω termination, 100Ω differential transmission line delay, matched network | —           |
| VCM_AURORA             | Transmitter Common mode voltage                                                             | 0.775 | —   | 1.025 | V    | —                                                                                         | —           |
| VCM_LVDS_RX            | Receiver input signal common mode range                                                     | 0.6   | —   | 1.0   | V    | —                                                                                         | —           |
| VDIFF_LVDS_RX          | Receiver input differential signal                                                          | 400   | —   | —     | mV   | —                                                                                         | —           |
| CLOAD_AURORA           | Maximum transmission line load ( Lumped Load                                                | —     | —   | 0.1   | pF   | —                                                                                         | —           |

Table continues on the next page...

Table 19. Aurora Pads...continued

| Symbol          | Description                                                                                    | Min             | Typ | Max             | Unit       | Condition                        | Spec Number |
|-----------------|------------------------------------------------------------------------------------------------|-----------------|-----|-----------------|------------|----------------------------------|-------------|
|                 | at any point on Tline )                                                                        |                 |     |                 |            |                                  |             |
| RTERM_AURORA    | Internal termination resistance                                                                | 80              | 100 | 130             | Ohm        | enabled                          | —           |
| VSLEW_AURORA    | Differential output slew rate                                                                  | —               | 30  | 50              | ps / 200mV | max fAURORA                      | —           |
| TSTARTUP_AURORA | Transmitter startup time (assertion of lpp_obe to common mode settling of differential output) | —               | —   | 500             | ns         | —                                | —           |
| TEYE_AURORA     | Valid data region ( Including PLL Jitter for Aurora ) <sup>5</sup>                             | 0.55            | —   | —               | UI         | max fAURORA                      | —           |
| VOH_AURORA      | Transmitter output high indicator <sup>6</sup>                                                 | VDD_IO/ 2 + 0.2 | —   | —               | V          | 100Ω termination at receiver end | —           |
| VOL_AURORA      | Transmitter output low indicator <sup>6</sup>                                                  | —               | —   | VDD_IO/ 2 - 0.2 | V          | 100Ω termination at receiver end | —           |
| PAD_P_BIAS      | Pad_p voltage output level when Tx disabled                                                    | —               | —   | 0.6             | V          | lpp_obe_lv=0 lpp_term_en_lv=0    | —           |
| PAD_N_BIAS      | Pad_n voltage output level when Tx disabled                                                    | 1.1             | —   | —               | V          | lpp_obe_lv=0 lpp_term_en_lv=0    | —           |

1. Differential output is with pre-emphasis disabled, and a 10mA output stage current.
2. Termination scheme as shown in the End Termination Circuit Figure. Direct end termination without AC coupling is not allowed.
3. When operating at max speed, there will be losses and differential output will be smaller as against DC condition. Aurora Interface Min differential swing is 400mV which is always guaranteed but the max limit is dependent on board design/ losses. For boards with negligible losses , if differential output (P-N) goes higher than 800mV (Aurora max differential input spec) , user must use “dual termination” scheme as highlighted in the Source Termination Circuit Figure to get the differential swing back within Range. The termination in the source side can be enabled through software in the transmitter pad design. Direct end termination without AC coupling is not allowed.
4. Differential output is with pre-emphasis enabled, and a ~15mA avg output stage current
5. UI @ 5Gbps equals 200ps. The valid eye is expected to be > 110ps in width. ISI jitter spec is 20-30ps for the LVDS transmitter across PVT in a delay matched differential transmission line impedance of 100Ω.
6. VDD\_IO maps to corresponding supply name on the device.

Termination scheme as shown in “End Termination Circuit” applies to debug tool hardware and is not recommended to be placed on the PC.

Source termination Circuit – Transmitter side 100 ohm termination is present inside the Tx pad and should not be placed on the PCB.

Direct 100 ohm board termination not allowed between AUR\_TXn\_N and AUR\_TXn\_N (n=0,1,2,3). Source termination is only allowed through the internal termination inside LVDS Tx pad.




Figure 13. End Termination Circuit




Figure 14. Source Termination Circuit

## 11.2 Aurora Port Timing

The following table gives the Aurora Port interface timing specifications for the device.

Table 20. Aurora Port Timing

| Symbol | Description                              | Min | Typ | Max    | Unit | Condition                     | Spec Number |
|--------|------------------------------------------|-----|-----|--------|------|-------------------------------|-------------|
| BER    | Bit Error Rate                           | —   | —   | 10e-12 | —    | —                             | —           |
| JD     | Transmit line deterministic jitter       | —   | —   | 0.17   | OUI  | data rate ≤ 3.0 Gbps          | —           |
| JD     | Transmit line deterministic jitter       | —   | —   | 0.25   | OUI  | 3.0Gbps < data rate ≤ 5.0Gbps | —           |
| JT     | Transmit line total jitter               | —   | —   | 0.35   | OUI  | data rate ≤ 3.0 Gbps          | 2           |
| JT     | Transmit line total jitter               | —   | —   | 0.45   | OUI  | 3.0Gbps < data rate ≤ 5.0Gbps | 2           |
| SO     | Differential output skew                 | —   | —   | 20     | ps   | —                             | 3           |
| SMO    | Lane to lane output skew                 | —   | —   | 1000   | ps   | —                             | 4           |
| OUI    | Aurora lane unit interval <sup>1,2</sup> | —   | 500 | —      | ps   | 2.0 Gbps                      | 5           |
| OUI    | Aurora lane unit interval <sup>1,2</sup> | —   | 400 | —      | ps   | 2.5 Gbps                      | 5           |
| OUI    | Aurora lane unit interval <sup>1,2</sup> | —   | 333 | —      | ps   | 3.0 Gbps                      | 5           |
| OUI    | Aurora lane unit interval <sup>1,2</sup> | —   | 294 | —      | ps   | 3.4 Gbps                      | 5           |

Table continues on the next page...

Table 20. Aurora Port Timing...continued

| Symbol | Description                              | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|------------------------------------------|-----|-----|-----|------|-----------|-------------|
| OUI    | Aurora lane unit interval <sup>1,2</sup> | —   | 250 | —   | ps   | 4.0 Gbps  | 5           |
| OUI    | Aurora lane unit interval <sup>1,2</sup> | —   | 200 | —   | ps   | 5.0 Gbps  | 5           |

1. +/- 100 PPM.
2. The Aurora interface supports data rates of 2.0, 2.5, 3.0, 3.4, 4.0, and 5.0 Gbps.




Figure 15. Aurora Debug Port Timing

### 11.3 Aurora PLL

The following table gives the operating frequencies and characteristics of the Aurora PLL. The operating frequencies correspond to the supported Aurora data trace lane speed. The Aurora PLL works from an external 100MHz input reference clock, and achieves a maximum output frequency of 5GHz.

Table 21. Aurora PLL

| Symbol              | Description                                                 | Min  | Typ | Max  | Unit | Condition                                                                             | Spec Number |
|---------------------|-------------------------------------------------------------|------|-----|------|------|---------------------------------------------------------------------------------------|-------------|
| fPLL_CLKIN          | Aurora PLL Input Reference Clock Frequency <sup>1,2,3</sup> | 40   | —   | 100  | MHz  | —                                                                                     | —           |
| fPLL_CLKIN_PFD      | Aurora PLL Phase Detector Clock Frequency <sup>4</sup>      | —    | 100 | —    | MHz  | —                                                                                     | —           |
| $\Delta$ fPLL_CLKIN | Aurora PLL Input Reference Clock Duty Cycle <sup>1</sup>    | 40   | —   | 60   | %    | —                                                                                     | —           |
| JRCDC               | Reference clock period jitter                               | —    | —   | 5    | ps   | RMS, 0.5MHz - 20MHz                                                                   | —           |
| fPLL_VCO            | Aurora PLL VCO Frequency Range                              | 3000 | —   | 5000 | MHz  | —                                                                                     | —           |
| fPLL_CLKOUT0        | Aurora PLL Output Clock 0 Frequency Range <sup>5</sup>      | —    | —   | 5000 | MHz  | 5.0Gbps Aurora lane data rate, VCO frequency divided by 1                             | —           |
| fPLL_CLKOUT0        | Aurora PLL Output Clock 0 Frequency Range <sup>5</sup>      | —    | —   | 4000 | MHz  | 4.0Gbps Aurora lane data rate, VCO frequency divided by 1                             | —           |
| fPLL_CLKOUT0        | Aurora PLL Output Clock 0 Frequency Range <sup>5</sup>      | —    | —   | 3400 | MHz  | 3.4Gbps Aurora lane data rate, VCO frequency divided by 1                             | —           |
| fPLL_CLKOUT0        | Aurora PLL Output Clock 0 Frequency Range <sup>5</sup>      | —    | —   | 3000 | MHz  | 3.0Gbps Aurora lane data rate, VCO frequency divided by 1                             | —           |
| fPLL_CLKOUT0        | Aurora PLL Output Clock 0 Frequency Range <sup>5</sup>      | —    | —   | 2500 | MHz  | 2.5Gbps Aurora lane data rate, VCO frequency divided by 2.                            | —           |
| fPLL_CLKOUT0        | Aurora PLL Output Clock 0 Frequency Range <sup>5</sup>      | —    | —   | 2000 | MHz  | 2.0Gbps Aurora lane data rate, VCO frequency divided by 2.                            | —           |
| fPLL_CLKOUT0        | Aurora PLL Output Clock 0 Frequency Range                   | —    | —   | 500  | MHz  | No tool connected - trace logic clock with FXOSC reference clock.                     | —           |
| tLOCK               | Aurora PLL Lock Time                                        | —    | —   | 150  | us   | —                                                                                     | —           |
| PER_jitter          | Aurora PLL Period Jitter                                    | -21  | —   | 21   | ps   | fPLL_CLKIN = 40MHz   100MHz, VCO = 5GHz, fPLL_CLKOUT = 5GHz, 6-sigma wirebond L < 2nH | —           |

Table continues on the next page...

Table 21. Aurora PLL....continued

| Symbol    | Description                 | Min  | Typ | Max | Unit | Condition          | Spec Number |
|-----------|-----------------------------|------|-----|-----|------|--------------------|-------------|
| LT_jitter | Aurora PLL Long Term Jitter | -120 | —   | 120 | ps   | Saturated, 6-sigma | —           |

1. Refer to the LVDS Pad specifications for additional Aurora PLL reference clock electrical specifications. Also see "Aurora Debug Port Timing" figure for fPLL\_CLKIN as spec number 1.
2. 100MHz is the only input reference frequency supported for the Aurora PLL.
3. 40MHz is the only internal input reference frequency supported for the Aurora PLL.
4. It is Aurora PLL Input Reference Clock Frequency after pre-divider.
5. The Aurora PLL is only validated at the frequencies specified within this table - these frequencies correspond to the limited set of Aurora data lane rates that are supported for the device.

## 12 Power Management

### 12.1 PMC Bandgap

Table 22. PMC Bandgap

| Symbol     | Description                                                                  | Min   | Typ   | Max   | Unit | Condition                           | Spec Number |
|------------|------------------------------------------------------------------------------|-------|-------|-------|------|-------------------------------------|-------------|
| VBG_SCALED | Scaled version of bandgap reference voltage measured by SAR ADC <sup>1</sup> | 1.127 | 1.150 | 1.173 | V    | Both bandgap and buffer are trimmed | —           |

1. ADC conversion error must be included when reading the bandgap reference voltage via the chip ADC.

### 12.2 AE PMC Regulator

Table 23. AE PMC Regulator

| Symbol      | Description                                           | Min  | Typ  | Max  | Unit | Condition                     | Spec Number |
|-------------|-------------------------------------------------------|------|------|------|------|-------------------------------|-------------|
| REG12_VDD12 | 1.2V Regulator DC output voltage                      | 1209 | 1273 | 1337 | mV   | Excluding transients, trimmed | —           |
| REG12_CLOAD | 1.2V Regulator external bypass capacitor <sup>1</sup> | 1.1  | 2.2  | —    | uF   | —                             | —           |

1. Degradation to 1.1uF is possible due to tolerance and aging.

## 12.3 AE Supply Monitoring

Table 24. AE Supply Monitoring

| Symbol   | Description                                 | Min  | Typ  | Max  | Unit | Condition          | Spec Number |
|----------|---------------------------------------------|------|------|------|------|--------------------|-------------|
| POR_VDDC | Core supply power-on reset detector, coarse | 540  | 720  | 900  | mV   | rising             | —           |
| POR_VDDC | Core supply power-on reset detector, coarse | 500  | 660  | 860  | mV   | falling            | —           |
| POR081_C | Core supply low range low voltage detector  | 812  | 855  | 898  | mV   | rising             | —           |
| POR081_C | Core supply low range low voltage detector  | 812  | 855  | 898  | mV   | falling            | —           |
| LVD114_C | Core supply low voltage detector            | 1074 | 1131 | 1188 | mV   | untrimmed, rising  | —           |
| LVD114_C | Core supply low voltage detector            | 1074 | 1131 | 1188 | mV   | untrimmed, falling | —           |
| LVD114_C | Core supply low voltage detector            | 1140 | 1169 | 1198 | mV   | trimmed, rising    | —           |
| LVD114_C | Core supply low voltage detector            | 1140 | 1169 | 1198 | mV   | trimmed, falling   | —           |
| LVD114_F | Flash core supply low voltage detector      | 1071 | 1127 | 1183 | mV   | untrimmed, rising  | —           |
| LVD114_F | Flash core supply low voltage detector      | 1071 | 1127 | 1183 | mV   | untrimmed, falling | —           |
| LVD114_F | Flash core supply low voltage detector      | 1099 | 1127 | 1155 | mV   | trimmed, rising    | —           |
| LVD114_F | Flash core supply low voltage detector      | 1099 | 1127 | 1155 | mV   | trimmed, falling   | —           |
| HVD140_C | Core supply high voltage detector           | 1381 | 1454 | 1527 | mV   | untrimmed, rising  | —           |
| HVD140_C | Core supply high voltage detector           | 1381 | 1454 | 1527 | mV   | untrimmed, falling | —           |
| HVD140_C | Core supply high voltage detector           | 1384 | 1419 | 1454 | mV   | trimmed, rising    | —           |
| HVD140_C | Core supply high voltage detector           | 1384 | 1419 | 1454 | mV   | trimmed, falling   | —           |

*Table continues on the next page...*

Table 24. AE Supply Monitoring...continued

| Symbol     | Description                                     | Min   | Typ  | Max   | Unit | Condition          | Spec Number |
|------------|-------------------------------------------------|-------|------|-------|------|--------------------|-------------|
| POR_VDDREG | PMC 3.3V supply power-on reset detector, coarse | 1.598 | 2.13 | 2.7   | V    | rising             | —           |
| POR_VDDREG | PMC 3.3V supply power-on reset detector, coarse | 1.498 | 2.03 | 2.562 | V    | falling            | —           |
| LVD280_C   | PMC supply low voltage detector                 | 2.736 | 2.88 | 3.024 | V    | untrimmed, rising  | —           |
| LVD280_C   | PMC supply low voltage detector                 | 2.689 | 2.83 | 2.972 | V    | untrimmed, falling | —           |
| LVD280_C   | PMC supply low voltage detector                 | 2.75  | 2.88 | 2.952 | V    | trimmed, rising    | —           |
| LVD280_C   | PMC supply low voltage detector                 | 2.74  | 2.83 | 2.901 | V    | trimmed, falling   | —           |
| LVD280_F   | Flash high voltage supply low voltage detector  | 2.736 | 2.88 | 3.024 | V    | untrimmed, rising  | —           |
| LVD280_F   | Flash high voltage supply low voltage detector  | 2.689 | 2.83 | 2.972 | V    | untrimmed, falling | —           |
| LVD280_F   | Flash high voltage supply low voltage detector  | 2.75  | 2.88 | 2.952 | V    | trimmed, rising    | —           |
| LVD280_F   | Flash high voltage supply low voltage detector  | 2.74  | 2.83 | 2.901 | V    | trimmed, falling   | —           |

## 13 Reset Duration

The durations specified "Reset Duration" table and the corresponding figures refer to standard reset sequences. A reset sequence is no longer standard when it is interrupted by another power-on or destructive reset event, in which case the reset sequence restarts from the beginning of the reset sequence corresponding to that event, and the total duration is the time already spent in reset plus the duration of the new sequence.

The diagrams in this section are not to scale.

Table 25. Reset Duration

| Symbol | Description                        | Min | Typ | Max | Unit | Condition         | Spec Number |
|--------|------------------------------------|-----|-----|-----|------|-------------------|-------------|
| TFR    | Functional Reset Sequence Duration | —   | —   | 545 | us   | FIRC_CLK, trimmed | —           |

*Table continues on the next page...*



Table 25. Reset Duration...continued

| Symbol | Description                         | Min | Typ | Max  | Unit | Condition                                        | Spec Number |
|--------|-------------------------------------|-----|-----|------|------|--------------------------------------------------|-------------|
| TDR    | Destructive Reset Sequence Duration | —   | —   | 1370 | us   | FIRC_CLK, trimmed during destructive reset phase | —           |
| POR    | Power On Reset Sequence Duration    | —   | —   | 1500 | us   | FIRC_CLK, trimmed during destructive reset phase | —           |




Figure 16. Functional reset




Figure 17. Destructive reset







Figure 18. POR due to internal POR event






Figure 22. Reset\_b pad detailed behavior during core supply brownout





Figure 23. Reset\_b pad detailed behavior during pad HV supply brownout



## 14 Peripheral Specifications

### 14.1 Clock and PLL Interfaces

#### 14.1.1 Clock frequency ranges

The following table gives the frequency range minimum and maximums to use when programming the clock dividers on the device.

Table 26. Clock frequency ranges

| Symbol            | Description                          | Min | Typ | Max | Unit | Condition        | Spec Number |
|-------------------|--------------------------------------|-----|-----|-----|------|------------------|-------------|
| fP0_CTU_PER_CLK   | CTU clock frequency                  | —   | —   | 81  | MHz  | P0_CTU_PER_CLK   | —           |
| fP0_DSPI_CLK      | SPI_0 and SPI_1 clock frequency      | —   | —   | 102 | MHz  | P0_DSPI_CLK      | —           |
| fP0_DSPI_MSC_CLK  | Micro second channel clock frequency | —   | —   | 135 | MHz  | P0_DSPI_MSC_CLK  | —           |
| fP0_EMIOS_LCU_CLK | eMIOS_0 clock frequency              | —   | —   | 162 | MHz  | P0_EMIOS_LCU_CLK | —           |

Table continues on the next page...

Table 26. Clock frequency ranges...continued

| Symbol               | Description                             | Min | Typ | Max    | Unit | Condition           | Spec Number |
|----------------------|-----------------------------------------|-----|-----|--------|------|---------------------|-------------|
| fP0_FR_PE_CLK        | FlexRay protocol engine clock frequency | —   | —   | 81     | MHz  | P0_FR_PE_CLK        | —           |
| fP0_GTM_CLK          | GTM clock frequency                     | —   | —   | 405    | MHz  | P0_GTM_CLK          | —           |
| fP0_GTM_NOC_CLK      | GTM NoC interface clock frequency       | —   | —   | 405    | MHz  | P0_GTM_NOC_CLK      | —           |
| fP0_GTM_TS_CLK       | GTM time stamp clock frequency          | —   | —   | 81     | MHz  | P0_GTM_TS_CLK       | —           |
| fP0_LIN_BAUD_CLK     | LINFlexD baud clock frequency           | —   | —   | 135    | MHz  | P0_LIN_BAUD_CLK     | —           |
| fP0_LIN_CLK          | LINFlexD clock frequency                | —   | —   | 67.5   | MHz  | P0_LIN_CLK          | —           |
| fP0_NANO_CLK         | Digital NanoEdge clock frequency        | —   | —   | 1620   | MHz  | P0_NANO_CLK         | —           |
| fP0_PSI5_125K_CLK    | PSI5 125K clock frequency               | —   | —   | 4.05   | MHz  | P0_PSI5_125K_CLK    | —           |
| fP0_PSI5_189K_CLK    | PSI5 189K clock frequency               | —   | —   | 6.0606 | MHz  | P0_PSI5_189K_CLK    | —           |
| fP0_PSI5_1US_CLK     | PSI5 1us clock frequency                | —   | —   | 1.01   | MHz  | P0_PSI5_1US_CLK     | —           |
| fP0_PSI5_S_BAUD_CLK  | PSI5_S baud clock frequency             | —   | —   | 50.625 | MHz  | P0_PSI5_S_BAUD_CLK  | —           |
| fP0_PSI5_S_CORE_CLK  | PSI5_S core clock frequency             | —   | —   | 25.3   | MHz  | P0_PSI5_S_CORE_CLK  | —           |
| fP0_PSI5_S_TRIG_CLK0 | PSI5_S_0 trigger clock 0 frequency      | —   | —   | 1.01   | MHz  | P0_PSI5_S_TRIG_CLK0 | —           |
| fP0_PSI5_S_TRIG_CLK1 | PSI5_S_0 trigger clock 1 frequency      | —   | —   | 1.01   | MHz  | P0_PSI5_S_TRIG_CLK1 | —           |
| fP0_PSI5_S_TRIG_CLK2 | PSI5_S_0 trigger clock 2 frequency      | —   | —   | 1.01   | MHz  | P0_PSI5_S_TRIG_CLK2 | —           |
| fP0_PSI5_S_TRIG_CLK3 | PSI5_S_0 trigger clock 3 frequency      | —   | —   | 1.01   | MHz  | P0_PSI5_S_TRIG_CLK3 | —           |
| fP0_PSI5_S_UART_CLK  | PSI5_S UART clock frequency             | —   | —   | 50.625 | MHz  | P0_PSI5_S_UART_CLK  | —           |
| fP0_PSI5_S_UTIL_CLK  | PSI5_S UTIL clock frequency             | —   | —   | 1.01   | MHz  | P0_PSI5_S_UTIL_CLK  | —           |
| fP0_PSI5_S_WDOG_CLK0 | PSI5_S_0 watchdog clock 0 frequency     | —   | —   | 1.01   | MHz  | P0_PSI5_S_WDOG_CLK0 | —           |

Table continues on the next page...

Table 26. Clock frequency ranges...continued

| Symbol                 | Description                                        | Min | Typ | Max    | Unit | Condition             | Spec Number |
|------------------------|----------------------------------------------------|-----|-----|--------|------|-----------------------|-------------|
| fP0_PSI5_S_WDOG_CLK1   | PSI5_S_0 watchdog clock 1 frequency                | —   | —   | 1.01   | MHz  | P0_PSI5_S_WDOG_CLK1   | —           |
| fP0_PSI5_S_WDOG_CLK2   | PSI5_S_0 watchdog clock 2 frequency                | —   | —   | 1.01   | MHz  | P0_PSI5_S_WDOG_CLK2   | —           |
| fP0_PSI5_S_WDOG_CLK3   | PSI5_S_0 watchdog clock 3 frequency                | —   | —   | 1.01   | MHz  | P0_PSI5_S_WDOG_CLK3   | —           |
| fP0_REG_INTF_2X_CLK    | P0 register interface 2X clock frequency           | —   | —   | 133.33 | MHz  | P0_REG_INTF_2X_CLK    | —           |
| fP0_REG_INTF_CLK       | P0 register interface clock frequency              | —   | —   | 133.33 | MHz  | P0_REG_INTF_CLK       | —           |
| fP0_SYS_CLK            | P0 system clock frequency                          | —   | —   | 405    | MHz  | P0_SYS_CLK            | —           |
| fP1_DSPI60_CLK         | SPI_3 and SPI_4 clock frequency                    | —   | —   | 120    | MHz  | P1_DSPI60_CLK         | —           |
| fP1_DSPI_CLK           | SPI_2 clock frequency                              | —   | —   | 102    | MHz  | P1_DSPI_CLK           | —           |
| fP1_LIN_BAUD_CLK       | LINFlexD baud clock frequency                      | —   | —   | 135    | MHz  | P1_LIN_BAUD_CLK       | —           |
| fP1_LIN_CLK            | LINFlexD clock frequency                           | —   | —   | 67.5   | MHz  | P1_LIN_CLK            | —           |
| fP1_NETC0_REF_RMII_CLK | ETH_0 RMII mode reference clock frequency          | —   | —   | 50     | MHz  | P1_NETC0_REF_RMII_CLK | —           |
| fP1_NETC0_RX_MII_CLK   | ETH_0 MII mode receive clock frequency             | —   | —   | 25     | MHz  | P1_NETC0_RX_MII_CLK   | —           |
| fP1_NETC0_RX_RGMII_CLK | ETH_0 RGMII mode receive clock frequency           | —   | —   | 125.75 | MHz  | P1_NETC0_RX_RGMII_CLK | —           |
| fP1_NETC0_TX_LPBK_CLK  | ETH_0 RGMII mode transmit loopback clock frequency | —   | —   | 125.75 | MHz  | P1_NETC0_TX_LPBK_CLK  | —           |
| fP1_NETC0_TX_MII_CLK   | ETH_0 MII mode transmit clock frequency            | —   | —   | 25     | MHz  | P1_NETC0_TX_MII_CLK   | —           |
| fP1_NETC0_TX_RGMII_CLK | ETH_0 RGMII mode transmit clock frequency          | —   | —   | 125.75 | MHz  | P1_NETC0_TX_RGMII_CLK | —           |

Table continues on the next page...

Table 26. Clock frequency ranges...continued

| Symbol                 | Description                                        | Min | Typ | Max    | Unit | Condition             | Spec Number |
|------------------------|----------------------------------------------------|-----|-----|--------|------|-----------------------|-------------|
| fP1_NETC1_REF_RMII_CLK | ETH_1 RMII mode reference clock frequency          | —   | —   | 50     | MHz  | P1_NETC1_REF_RMII_CLK | —           |
| fP1_NETC1_RX_MII_CLK   | ETH_1 MII mode receive clock frequency             | —   | —   | 25     | MHz  | P1_NETC1_RX_MII_CLK   | —           |
| fP1_NETC1_RX_RGMII_CLK | ETH_1 RGMII mode receive clock frequency           | —   | —   | 125.75 | MHz  | P1_NETC1_RX_RGMII_CLK | —           |
| fP1_NETC1_TX_LPBK_CLK  | ETH_1 RGMII mode transmit loopback clock frequency | —   | —   | 125.75 | MHz  | P1_NETC1_TX_LPBK_CLK  | —           |
| fP1_NETC1_TX_MII_CLK   | ETH_1 MII mode transmit clock frequency            | —   | —   | 25     | MHz  | P1_NETC1_TX_MII_CLK   | —           |
| fP1_NETC1_TX_RGMII_CLK | ETH_1 RGMII mode transmit clock frequency          | —   | —   | 125.75 | MHz  | P1_NETC1_TX_RGMII_CLK | —           |
| fP1_NETC_AXI_CLK       | Ethernet AXI bus clock frequency                   | —   | —   | 330    | MHz  | P1_NETC_AXI_CLK       | —           |
| fP1_NETC_TS_CLK        | Ethernet time stamp clock frequency                | —   | —   | 202.5  | MHz  | P1_NETC_TS_CLK        | —           |
| fP1_NETC_TS_DIV4_CLK   | Ethernet time stamp div4 clock frequency           | —   | —   | 50.625 | MHz  | P1_NETC_TS_DIV4_CLK   | —           |
| fP1_REG_INTF_CLK       | P1 register interface clock frequency              | —   | —   | 133.33 | MHz  | P1_REG_INTF_CLK       | —           |
| fP1_SYS_CLK            | P1 system clock frequency                          | —   | —   | 405    | MHz  | P1_SYS_CLK            | —           |
| fP1_SYS_DIV2_CLK       | P1 system div2 clock frequency                     | —   | —   | 202.5  | MHz  | P1_SYS_DIV2_CLK       | —           |
| fP1_SYS_DIV4_CLK       | P1 system div4 clock frequency                     | —   | —   | 101.25 | MHz  | P1_SYS_DIV4_CLK       | —           |
| fP2_DBG_ATB_CLK        | P2 debug ATB clock frequency                       | —   | —   | 500    | MHz  | P2_DBG_ATB_CLK        | —           |
| fP2_MATH_CLK           | P2 Math accelerator clock frequency                | —   | —   | 405    | MHz  | P2_MATH_CLK           | —           |
| fP2_MATH_DIV3_CLK      | P2 Math accelerator div3 clock frequency           | —   | —   | 135    | MHz  | P2_MATH_DIV3_CLK      | —           |
| fP2_REG_INTF_CLK       | P2 register interface clock frequency              | —   | —   | 135    | MHz  | P2_REG_INTF_CLK       | —           |

Table continues on the next page...

Table 26. Clock frequency ranges...continued

| Symbol               | Description                           | Min | Typ | Max    | Unit | Condition           | Spec Number |
|----------------------|---------------------------------------|-----|-----|--------|------|---------------------|-------------|
| fP2_SYS_CLK          | P2 system clock frequency             | —   | —   | 400    | MHz  | P2_SYS_CLK          | —           |
| fP2_SYS_DIV2_CLK     | P2 system div2 clock frequency        | —   | —   | 200    | MHz  | P2_SYS_DIV2_CLK     | —           |
| fP2_SYS_DIV4_CLK     | P2 system div4 clock frequency        | —   | —   | 100    | MHz  | P2_SYS_DIV4_CLK     | —           |
| fP3_AES_CLK          | Reference for AES_ACCEL timers        | —   | —   | 1.01   | MHz  | P3_AES_CLK          | —           |
| fP3_CAN_PE_CLK       | CAN protocol engine clock frequency   | —   | —   | 81     | MHz  | P3_CAN_PE_CLK       | —           |
| fP3_DBG_TS_CLK       | Debug time stamp clock frequency      | —   | —   | 101.15 | MHz  | P3_DBG_TS_CLK       | —           |
| fP3_REG_INTF_CLK     | P3 register interface clock frequency | —   | —   | 133.33 | MHz  | P3_REG_INTF_CLK     | —           |
| fP3_SYS_CLK          | P3 system clock frequency             | —   | —   | 405    | MHz  | P3_SYS_CLK          | —           |
| fP3_SYS_DIV2_NOC_CLK | P3 system div2 NoC clock frequency    | —   | —   | 202.5  | MHz  | P3_SYS_DIV2_NOC_CLK | —           |
| fP3_SYS_DIV4_CLK     | P3 system div4 clock frequency        | —   | —   | 101.25 | MHz  | P3_SYS_DIV4_CLK     | —           |
| fCE_SYS_DIV2_CLK     | FlexLLCE system div2 clock frequency  | —   | —   | 202.5  | MHz  | CE_SYS_DIV2_CLK     | —           |
| fCE_SYS_DIV4_CLK     | FlexLLCE system div4 clock frequency  | —   | —   | 101.25 | MHz  | CE_SYS_DIV4_CLK     | —           |
| fP4_DSPI60_CLK       | SPI_5 and SPI_6 clock frequency       | —   | —   | 120    | MHz  | P4_DSPI60_CLK       | —           |
| fP4_DSPI_CLK         | SPI_7 clock frequency                 | —   | —   | 102    | MHz  | P4_DSPI_CLK         | —           |
| fP4_EMIO_LCU_CLK     | eMIOS_1 clock frequency               | —   | —   | 162    | MHz  | P4_EMIO_LCU_CLK     | —           |
| fP4_LIN_BAUD_CLK     | LINFlexD baud clock frequency         | —   | —   | 135    | MHz  | P4_LIN_BAUD_CLK     | —           |
| fP4_LIN_CLK          | LINFlexD clock frequency              | —   | —   | 67.5   | MHz  | P4_LIN_CLK          | —           |
| fP4_PSI5_125K_CLK    | PSI5 125K clock frequency             | —   | —   | 4.05   | MHz  | P4_PSI5_125K_CLK    | —           |
| fP4_PSI5_189K_CLK    | PSI5 189K clock frequency             | —   | —   | 6.0606 | MHz  | P4_PSI5_189K_CLK    | —           |

Table continues on the next page...



Table 26. Clock frequency ranges...continued

| Symbol               | Description                              | Min | Typ | Max    | Unit | Condition           | Spec Number |
|----------------------|------------------------------------------|-----|-----|--------|------|---------------------|-------------|
| fP4_PSI5_1US_CLK     | PSI5 1us clock frequency                 | —   | —   | 1.01   | MHz  | P4_PSI5_1US_CLK     | —           |
| fP4_PSI5_S_BAUD_CLK  | PSI5_S baud clock frequency              | —   | —   | 50.625 | MHz  | P4_PSI5_S_BAUD_CLK  | —           |
| fP4_PSI5_S_CORE_CLK  | PSI5_S core clock frequency              | —   | —   | 25.3   | MHz  | P4_PSI5_S_CORE_CLK  | —           |
| fP4_PSI5_S_TRIG_CLK0 | PSI5_S_0 trigger clock 0 frequency       | —   | —   | 1.01   | MHz  | P4_PSI5_S_TRIG_CLK0 | —           |
| fP4_PSI5_S_TRIG_CLK1 | PSI5_S_0 trigger clock 1 frequency       | —   | —   | 1.01   | MHz  | P4_PSI5_S_TRIG_CLK1 | —           |
| fP4_PSI5_S_TRIG_CLK2 | PSI5_S_0 trigger clock 2 frequency       | —   | —   | 1.01   | MHz  | P4_PSI5_S_TRIG_CLK2 | —           |
| fP4_PSI5_S_TRIG_CLK3 | PSI5_S_0 trigger clock 3 frequency       | —   | —   | 1.01   | MHz  | P4_PSI5_S_TRIG_CLK3 | —           |
| fP4_PSI5_S_UART_CLK  | PSI5_S UART clock frequency              | —   | —   | 50.625 | MHz  | P4_PSI5_S_UART_CLK  | —           |
| fP4_PSI5_S_UTIL_CLK  | PSI5_S UTIL clock frequency              | —   | —   | 1.01   | MHz  | P4_PSI5_S_UTIL_CLK  | —           |
| fP4_PSI5_S_WDOG_CLK0 | PSI5_S_0 watchdog clock 0 frequency      | —   | —   | 1.01   | MHz  | P4_PSI5_S_WDOG_CLK0 | —           |
| fP4_PSI5_S_WDOG_CLK1 | PSI5_S_0 watchdog clock 1 frequency      | —   | —   | 1.01   | MHz  | P4_PSI5_S_WDOG_CLK1 | —           |
| fP4_PSI5_S_WDOG_CLK2 | PSI5_S_0 watchdog clock 2 frequency      | —   | —   | 1.01   | MHz  | P4_PSI5_S_WDOG_CLK2 | —           |
| fP4_PSI5_S_WDOG_CLK3 | PSI5_S_0 watchdog clock 3 frequency      | —   | —   | 1.01   | MHz  | P4_PSI5_S_WDOG_CLK3 | —           |
| fP4_QSPI0_1X_CLK     | QuadSPI_0 1X clock frequency             | —   | —   | 202.5  | MHz  | P4_QSPI0_1X_CLK     | —           |
| fP4_QSPI0_2X_CLK     | QuadSPI_0 2X clock frequency             | —   | —   | 405    | MHz  | P4_QSPI0_2X_CLK     | —           |
| fP4_QSPI1_1X_CLK     | QuadSPI_1 1X clock frequency             | —   | —   | 166.25 | MHz  | P4_QSPI1_1X_CLK     | —           |
| fP4_QSPI1_2X_CLK     | QuadSPI_1 2X clock frequency             | —   | —   | 332.5  | MHz  | P4_QSPI1_2X_CLK     | —           |
| fP4_REG_INTF_2X_CLK  | P4 register interface 2x clock frequency | —   | —   | 133.33 | MHz  | P4_REG_INTF_2X_CLK  | —           |
| fP4_REG_INTF_CLK     | P4 register interface clock frequency    | —   | —   | 133.33 | MHz  | P4_REG_INTF_CLK     | —           |

Table continues on the next page...

Table 26. Clock frequency ranges...continued

| Symbol               | Description                                       | Min | Typ | Max   | Unit | Condition           | Spec Number |
|----------------------|---------------------------------------------------|-----|-----|-------|------|---------------------|-------------|
| fP4_SDHC_CLK         | SDHC protocol clock frequency                     | —   | —   | 405   | MHz  | P4_SDHC_CLK         | —           |
| fP4_SDHC_IP_CLK      | SDHC controller clock frequency                   | —   | —   | 270   | MHz  | P4_SDHC_IP_CLK      | —           |
| fP4_SDHC_IP_DIV2_CLK | SDHC controller div2 clock frequency              | —   | —   | 135   | MHz  | P4_SDHC_IP_DIV2_CLK | —           |
| fP4_SYS_CLK          | P4 system clock frequency                         | —   | —   | 400   | MHz  | P4_SYS_CLK          | —           |
| fP4_SYS_DIV2_CLK     | P4 system div2 clock frequency                    | —   | —   | 200   | MHz  | P4_SYS_DIV2_CLK     | —           |
| fHSE_SYS_DIV2_CLK    | P4 system div4 clock frequency                    | —   | —   | 200   | MHz  | HSE_SYS_DIV2_CLK    | —           |
| fP5_AE_CLK           | AE clock frequency                                | —   | —   | 162   | MHz  | P5_AE_CLK           | —           |
| fP5_CANXL_CHI_CLK    | CANXL bus clock frequency                         | —   | —   | 270   | MHz  | P5_CANXL_CHI_CLK    | —           |
| fP5_CANXL_PE_CLK     | CANXL protocol engine clock frequency             | —   | —   | 202.5 | MHz  | P5_CANXL_PE_CLK     | —           |
| fP5_DIPORT_CLK       | diPortSD clock frequency                          | —   | —   | 960   | MHz  | P5_DIPORT_CLK       | —           |
| fP5_DSPI_CLK         | SPI_8 and SPI_9 clock frequency                   | —   | —   | 102   | MHz  | P5_DSPI_CLK         | —           |
| fP5_LIN_BAUD_CLK     | LINFlexD baud clock frequency                     | —   | —   | 135   | MHz  | P5_LIN_BAUD_CLK     | —           |
| fP5_LIN_CLK          | LINFlexD clock frequency                          | —   | —   | 67.5  | MHz  | P5_LIN_CLK          | —           |
| fP5_REG_INTF_CLK     | P5 register interface clock frequency             | —   | —   | 135   | MHz  | P5_REG_INTF_CLK     | —           |
| fP5_SYS_CLK          | P5 system clock frequency                         | —   | —   | 400   | MHz  | P5_SYS_CLK          | —           |
| fP5_SYS_DIV2_CLK     | P5 system div2 clock frequency                    | —   | —   | 200   | MHz  | P5_SYS_DIV2_CLK     | —           |
| fP5_SYS_DIV4_CLK     | P5 system div4 clock frequency                    | —   | —   | 100   | MHz  | P5_SYS_DIV4_CLK     | —           |
| fP6_DDR_CLK          | DDR controller clock frequency                    | —   | —   | 400   | MHz  | P6_DDR_CLK          | —           |
| fP6_REG_INTF_CLK     | DDR controller register interface clock frequency | —   | —   | 135   | MHz  | P6_REG_INTF_CLK     | —           |

Table continues on the next page...

Table 26. Clock frequency ranges...continued

| Symbol              | Description                                 | Min | Typ | Max  | Unit | Condition                                                                              | Spec Number |
|---------------------|---------------------------------------------|-----|-----|------|------|----------------------------------------------------------------------------------------|-------------|
| fRTU0_CORE_CLK      | RTU0 core clock frequency <sup>1</sup>      | —   | —   | 1    | GHz  | RTU0_CORE_CLK, TJ = 125 °C, part number 10th character = E and 13th character = V      | —           |
| fRTU0_CORE_DIV2_CLK | RTU0 core div2 clock frequency <sup>1</sup> | —   | —   | 500  | MHz  | RTU0_CORE_DIV2_CLK, TJ = 125 °C, part number 10th character = E and 13th character = V | —           |
| fRTU0_REG_INTF_CLK  | RTU0 register interface clock frequency     | —   | —   | 135  | MHz  | RTU0_REG_INTF_CLK                                                                      | —           |
| fRTU1_CORE_CLK      | RTU1 core clock frequency <sup>1</sup>      | —   | —   | 1    | GHz  | RTU1_CORE_CLK, TJ = 125 °C, part number 10th character = E and 13th character = V      | —           |
| fRTU1_CORE_DIV2_CLK | RTU1 core div2 clock frequency <sup>1</sup> | —   | —   | 500  | MHz  | RTU1_CORE_DIV2_CLK, TJ = 125 °C, part number 10th character = E and 13th character = V | —           |
| fRTU1_REG_INTF_CLK  | RTU1 register interface clock frequency     | —   | —   | 135  | MHz  | RTU1_REG_INTF_CLK                                                                      | —           |
| fTCK                | TCK clock frequency                         | —   | —   | 50   | MHz  | TCK                                                                                    | —           |
| fCLKOUT_0           | CLKOUT_0 clock frequency                    | —   | —   | 40.5 | MHz  | CLKOUT_0                                                                               | —           |
| fCLKOUT_1           | CLKOUT_1 clock frequency                    | —   | —   | 42   | MHz  | CLKOUT_1                                                                               | —           |
| fCLKOUT_2           | CLKOUT_2 clock frequency                    | —   | —   | 40.5 | MHz  | CLKOUT_2                                                                               | —           |
| fCLKOUT_3           | CLKOUT_3 clock frequency                    | —   | —   | 40   | MHz  | CLKOUT_3                                                                               | —           |
| fCLKOUT_4           | CLKOUT_4 clock frequency                    | —   | —   | 50   | MHz  | CLKOUT_4                                                                               | —           |

1. Part numbers with a 10th character other than E have a lower maximum frequency at TJ = 150 °C or 125 °C (13th character = M or V). See the "Ordering information" section.

### 14.1.2 PLL

The following table gives the operating frequencies and characteristics of the PLL, and applies to all instances on the device. Actual operating frequencies for the device are constrained to the values given below.

PLL refers to the Core, Peripheral, and DDR reference PLLs on the device.

Spread spectrum clock modulation is only available on the Core PLL and DDR reference PLLs.

Table 27. PLL

| Symbol         | Description                                     | Min  | Typ | Max   | Unit | Condition                                                                                                                 | Spec Number |
|----------------|-------------------------------------------------|------|-----|-------|------|---------------------------------------------------------------------------------------------------------------------------|-------------|
| fPLL_CLKIN     | PLL Input Clock Frequency <sup>1</sup>          | —    | 40  | —     | MHz  | Before PLL input divider.                                                                                                 | —           |
| fPLL_CLKIN_PFD | PLL Phase Detector Clock Frequency <sup>2</sup> | 20   | —   | 40    | MHz  | After PLL input divider.                                                                                                  | —           |
| fPLL_CORE_VCO  | Core PLL VCO Frequency Range <sup>3,4,5,6</sup> | 1300 | —   | 2400  | MHz  | CORE_VCO_CLK, without center-spread SSCG enabled                                                                          | —           |
| fPLL_CORE_PHI0 | Core PLL PHI0 Frequency <sup>5,7</sup>          | 40   | —   | 1000  | MHz  | CORE_PLL_PHI0_CLK, without center-spread SSCG enabled, TJ = 125 °C, part number 10th character = E and 13th character = V | —           |
| fPLL_PER_VCO   | Peripheral PLL VCO Frequency Range              | 1300 | —   | 2400  | MHz  | PERIPH_PLL_VCO_CLK                                                                                                        | —           |
| fPLL_PER_PHI0  | Peripheral PLL PHI0 Frequency                   | 40   | —   | 1620  | MHz  | PERIPH_PLL_PHI0_CLK                                                                                                       | —           |
| fPLL_PER_PHI1  | Peripheral PLL PHI1 Frequency                   | 40   | —   | 102   | MHz  | PERIPH_PLL_PHI1_CLK                                                                                                       | —           |
| fPLL_PER_PHI2  | Peripheral PLL PHI2 Frequency                   | 40   | —   | 120   | MHz  | PERIPH_PLL_PHI2_CLK                                                                                                       | —           |
| fPLL_PER_PHI3  | Peripheral PLL PHI3 Frequency                   | 40   | —   | 270   | MHz  | PERIPH_PLL_PHI3_CLK                                                                                                       | —           |
| fPLL_PER_PHI4  | Peripheral PLL PHI4 frequency                   | 40   | —   | 202.5 | MHz  | PERIPH_PLL_PHI4_CLK                                                                                                       | —           |
| fPLL_PER_PHI5  | Peripheral PLL PHI5 Frequency                   | 40   | —   | 162   | MHz  | PERIPH_PLL_PHI5_CLK                                                                                                       | —           |
| fPLL_PER_PHI6  | Peripheral PLL PHI6 frequency                   | 40   | —   | 810   | MHz  | PERIPH_PLL_PHI6_CLK                                                                                                       | —           |
| fPLL_DDR_VCO   | DDR PLL VCO Frequency Range <sup>5,6</sup>      | 1300 | —   | 1620  | MHz  | DDR_PLL_VCO_CLK, without center-spread SSCG enabled                                                                       | —           |
| fPLL_DDR_PHI0  | DDR PLL PHI0 Frequency <sup>8</sup>             | 266  | —   | 266   | MHz  | DDR_PLL_PHI0_CLK (1066 MT/s). No SSCG support in this mode.                                                               | —           |
| fPLL_DDR_PHI0  | DDR PLL PHI0 Frequency <sup>8</sup>             | 333  | —   | 333   | MHz  | DDR_PLL_PHI0_CLK (1333 MT/s). No SSCG support in this mode.                                                               | —           |

Table continues on the next page...

Table 27. PLL....continued

| Symbol        | Description                                | Min  | Typ | Max | Unit | Condition                                                           | Spec Number |
|---------------|--------------------------------------------|------|-----|-----|------|---------------------------------------------------------------------|-------------|
| fPLL_DDR_PHI0 | DDR PLL PHI0 Frequency <sup>8,5</sup>      | 400  | —   | 400 | MHz  | DDR_PLL_PHI0_CLK (1600 MT/s)                                        | —           |
| fPLL_DDR_PHI0 | DDR PLL PHI0 Frequency <sup>8,5</sup>      | 405  | —   | 405 | MHz  | DDR_PLL_PHI0_CLK (1600 MT/s), FLASH only, not applicable for DRAM.  | —           |
| tLOCK         | PLL Lock Time                              | —    | —   | 100 | us   | —                                                                   | —           |
| PER_jitter    | PLL Period Jitter <sup>9,10,11,12</sup>    | -23  | —   | 23  | ps   | fPLL_CLKIN = 40MHz, fVCO = 2GHz, 6-sigma, SSCG & Frac mode disabled | —           |
| LT_jitter     | PLL Long Term Jitter <sup>11,13,12</sup>   | -120 | —   | 120 | ps   | Saturated, 6-sigma                                                  | —           |
| fPLL_MOD      | Spread Spectrum Clock Modulation Frequency | 30   | —   | 64  | KHz  | —                                                                   | —           |

1. This refers to spec number 1 which is shown in the figure in Aurora port specifications
2. This specification is PLL input reference clock frequency after pre-divider.
3. Duty cycle of the PLL clock when output on an external pin is given in the I/O pad specifications.
4. The frequencies are the nominal frequencies (i.e., what the PLL's VCO is configured to).
5. The max frequency in case of center-spread SSCG enabled for a modulation depth can be calculated as: Max frequency(with center-spread SSCG disabled) – (Modulation Depth(in %)/(2\*100))\* Max frequency (with center-spread SSCG disabled). For details, see section "Frequency modulation programming" in reference manual.
6. Same min frequency value applies for center-spread SSCG enabled as provided for center-spread SSCG disabled.
7. Part numbers with a 10th character other than E have a lower maximum frequency at TJ = 150 °C or 125 °C (13th character = M or V). See the "Ordering information" section.
8. The DDR PHY internally multiplies the PLL\_DDR\_PHI0 by factor of two.
9. Jitter is dependent on the period of the PLL output clock, and the division ratio of the clock at the destination module.
10. For chip clocks that are further divided down from the PLL output clock, the jitter is multiplied by a factor of SQRT(N), where N is the ratio of the PLL output clock and destination clock periods.
11. Jitter value does not apply when a PLL clock is output on an external pin. In this case, the rise and fall time variations in the I/O pad are orders of magnitude more than the PLL and SoC mux jitter contributions.
12. Jitter is dependent on supply noise. Specified jitter values are valid for the FXOSC reference clock input only - not valid for FIRC reference clock input.
13. This specification is valid when all clock sources are stable.

### 14.1.3 DFS

The following table specifies the output frequency ranges and characteristics of the Digital Frequency Synthesizer (DFS).

Table 28. DFS

| Symbol     | Description               | Min  | Typ | Max  | Unit | Condition | Spec Number |
|------------|---------------------------|------|-----|------|------|-----------|-------------|
| fDFS_CLKIN | DFS Input Clock Frequency | 1300 | —   | 2400 | MHz  | —         | —           |

Table continues on the next page...

Table 28. DFS...continued

| Symbol         | Description                                    | Min | Typ | Max  | Unit | Condition                                                                         | Spec Number |
|----------------|------------------------------------------------|-----|-----|------|------|-----------------------------------------------------------------------------------|-------------|
| fDFS_CORE_CLK0 | Core DFS Output Clock 0 Frequency <sup>1</sup> | 40  | —   | 1000 | MHz  | CORE_DFS0_CLK, TJ = 125 °C, part number 10th character = E and 13th character = V | —           |
| fDFS_CORE_CLK1 | Core DFS Output Clock 1 Frequency              | 40  | —   | 405  | MHz  | CORE_DFS1_CLK                                                                     | —           |
| fDFS_CORE_CLK2 | Core DFS Output Clock 2 Frequency              | 40  | —   | 405  | MHz  | CORE_DFS2_CLK                                                                     | —           |
| fDFS_CORE_CLK3 | Core DFS Output Clock 3 Frequency              | 40  | —   | 503  | MHz  | CORE_DFS3_CLK                                                                     | —           |
| fDFS_CORE_CLK4 | Core DFS Output Clock 4 Frequency              | 40  | —   | 400  | MHz  | CORE_DFS4_CLK                                                                     | —           |
| fDFS_CORE_CLK5 | Core DFS Output Clock 5 Frequency              | 40  | —   | 405  | MHz  | CORE_DFS5_CLK                                                                     | —           |
| fDFS_PER_CLK0  | Peripheral DFS Output Clock 0 Frequency        | 40  | —   | 800  | MHz  | PERIPH_DFS0_CLK                                                                   | —           |
| fDFS_PER_CLK1  | Peripheral DFS Output Clock 1 Frequency        | 40  | —   | 960  | MHz  | PERIPH_DFS1_CLK                                                                   | —           |
| fDFS_PER_CLK2  | Peripheral DFS Output Clock 2 Frequency        | 40  | —   | 664  | MHz  | PERIPH_DFS2_CLK                                                                   | —           |
| fDFS_PER_CLK3  | Peripheral DFS Output Clock 3 Frequency        | 40  | —   | 503  | MHz  | PERIPH_DFS3_CLK                                                                   | —           |
| fDFS_PER_CLK4  | Peripheral DFS Output Clock 4 Frequency        | 40  | —   | 503  | MHz  | PERIPH_DFS4_CLK                                                                   | —           |
| fDFS_PER_CLK5  | Peripheral DFS Output Clock 5 Frequency        | 40  | —   | 330  | MHz  | PERIPH_DFS5_CLK                                                                   | —           |
| PER_jitter     | DFS Period Jitter <sup>2,3</sup>               | -30 | —   | 30   | ps   | Even MFN                                                                          | —           |
| PER_jitter     | DFS Period Jitter <sup>2,3</sup>               | -45 | —   | 45   | ps   | fDFS_CLKIN = 2000 MHz, Odd MFN                                                    | —           |
| PER_Jitter     | DFS Period Jitter <sup>2,3</sup>               | -30 | —   | 30   | ps   | fDFS_CLKIN = 2400 MHz, Odd MFN                                                    | —           |
| PER_jitter     | DFS Period Jitter <sup>2,3</sup>               | -60 | —   | 60   | ps   | fDFS_CLKIN = 1300 MHz, Odd MFN                                                    | —           |

1. Part numbers with a 10th character other than E have a lower maximum frequency at TJ = 150 °C or 125 °C (13th character = M or V). See the "Ordering information" section.

- For SoC clocks that are further divided down from the DFS output clock, the jitter is multiplied by a factor of  $\text{SQRT}(N)$ , where  $N$  is the ratio of the DFS output clock and destination clock periods.
- Jitter value does not apply when the DFS clock is output on an external pin. In this case, the rise and fall time variations in the I/O pad are orders of magnitude more than the DFS and SoC mux jitter contributions.

Peripheral DFS output clock min jitter= $\text{Min}(\text{PER\_jitter}(\text{PLL})) \cdot (\text{sqrt}(N)) + \text{Min}(\text{PER\_jitter}(\text{DFS}))$ . Peripheral DFS output clock max jitter= $\text{Max}(\text{PER\_jitter}(\text{PLL})) \cdot (\text{sqrt}(N)) + \text{Max}(\text{PER\_jitter}(\text{DFS}))$ . Where  $N$  is the DFS division factor. All jitter numbers are in ps.

### 14.1.4 FXOSC

Table 29. FXOSC

| Symbol            | Description                                           | Min          | Typ                  | Max              | Unit | Condition                                                                | Spec Number |
|-------------------|-------------------------------------------------------|--------------|----------------------|------------------|------|--------------------------------------------------------------------------|-------------|
| fXTAL             | Input Frequency Range <sup>1,2</sup>                  | 20           | —                    | 40               | MHz  | Crystal mode                                                             | —           |
| TCST              | Crystal Startup Time                                  | —            | —                    | 2                | ms   | Crystal mode - time to stable duty cycle when EOCV is set to 1 ms period | —           |
| fBYP_SE           | FXOSC Bypass Frequency                                | 20           | —                    | 40               | MHz  | single-ended bypass mode                                                 | —           |
| VIH_EXTAL         | EXTAL Input High Level <sup>3</sup>                   | VCM_SE + 0.3 | —                    | VDD_HV_FXOSC_PLL | V    | Single-ended bypass mode                                                 | —           |
| VIL_EXTAL         | EXTAL Input Low Level <sup>3</sup>                    | 0            | —                    | VCM_SE - 0.3     | V    | Single-ended bypass mode                                                 | —           |
| ΔfXTAL_CLK        | Input Clock Duty Cycle                                | 47.5         | —                    | 52.5             | %    | Bypass mode                                                              | —           |
| CLOAD             | XTAL/EXTAL pin load capacitance <sup>4</sup>          | —            | 8                    | —                | pF   | Crystal mode                                                             | —           |
| CS_XTAL           | XTAL/EXTAL pin on-chip stray capacitance <sup>4</sup> | —            | —                    | 3                | pF   | —                                                                        | —           |
| VCM_SE            | Common Mode Voltage for Single ended Bypass           | —            | VDD_HV_FXOSC_PLL / 2 | —                | mV   | —                                                                        | —           |
| Leakage_injection | EXTAL injection current                               | -50          | —                    | 100              | nA   | Mean current flowing into EXTAL in crystal mode                          | —           |
| Leakage_extal     | External Leakage on EXTAL Pin                         | -20          | —                    | 20               | nA   | Bypass mode, 0.5V                                                        | —           |
| EXTAL_AMP         | EXTAL_amplitude (p k-pk)                              | 300          | —                    | 900              | mV   | Crystal mode                                                             | —           |
| LT_Jitter         | Long term jitter                                      | -120         | —                    | 120              | ps   | gm_sel=1111 with 40MHz crystal (NX5032GA and NX3225GA)                   | —           |

1. All specifications only valid for this frequency range if the correct FXOSC transconductance setting is used.
2. Recommended crystal frequencies are 20MHz, 24MHz, 25MHz and 40MHz.
3. The input clock signal should be symmetric around common mode voltage.
4. Account for on-chip stray capacitance (CS\_XTAL) and PCB capacitance in the total XTAL/EXTAL pin load capacitance.  
CS\_XTAL don't include miller capacitance.

In crystal mode NX5032GA crystal at 20 MHz has a load cap of 8 pF and configure gm\_sel[3:0]=4'b0100 and NX3225GA crystal has a load cap of 8 pF and configure gm\_sel[3:0]=4'b100.

In crystal mode NX5032GA crystal at 24 MHz has a load cap of 8 pF and configure gm\_sel[3:0]=4'b0101 and NX3225GA has a load cap of 8 pF and configure gm\_sel[3:0]=4'b0110.

In crystal mode NX5032GA and NX3225GA crystal at 40 MHz (ALC enable) has a load cap of 8 pF and configure gm\_sel[3:0]=4'b1111.

In ALC disable mode the minimum crystal drive level should be greater than 500uW.

Duty cycle of the FXOSC clock when output on either the single-ended or LVDS CLKOUT pins is given in the I/O pad specifications.

RGMII specifications require clock source to have tolerance of +/- 50ppm. When using this mode, the crystal selected for system clock (FXOSC) should adhere to this specification.

### 14.1.5 FIRC

Table 30. FIRC

| Symbol | Description                           | Min | Typ | Max | Unit | Condition                        | Spec Number |
|--------|---------------------------------------|-----|-----|-----|------|----------------------------------|-------------|
| fFIRC  | FIRC Target Frequency                 | —   | 48  | —   | MHz  | —                                | —           |
| δfVAR  | FIRC Frequency Variation <sup>1</sup> | -5  | —   | 5   | %    | Trimmed                          | —           |
| TSTART | Startup Time                          | —   | 10  | 20  | us   | After valid supply level reached | —           |

1. δfVAR defines how much the output frequency can shift over the specified temperature and voltage ranges of the device after initial factory trim.

### 14.1.6 SIRC

Table 31. SIRC

| Symbol | Description                           | Min | Typ | Max | Unit | Condition                                                                | Spec Number |
|--------|---------------------------------------|-----|-----|-----|------|--------------------------------------------------------------------------|-------------|
| fSIRC  | SIRC Target Frequency Trimmed         | —   | 32  | —   | KHz  | Trimmed                                                                  | —           |
| PTA    | SIRC Trimming Resolution <sup>1</sup> | -1  | —   | 1   | %    | Trimmed 32KHz, 25C, 0.8V Core                                            | —           |
| δfVAR  | SIRC Frequency Variation <sup>2</sup> | -5  | —   | 5   | %    | Frequency variation across voltage and temperature range after trimming. | —           |
| TSTART | SIRC Startup Time                     | —   | —   | 50  | us   | —                                                                        | —           |

1. PTA defines how close the output frequency is to target after the initial factory trim.



2.  $\delta f_{VAR}$  defines how much the output frequency can shift over the specified temperature and voltage ranges of the device.

### 14.1.7 LFAST PLL

Table 32. LFAST PLL

| Symbol             | Description                                     | Min  | Typ  | Max  | Unit | Condition                                                                        | Spec Number |
|--------------------|-------------------------------------------------|------|------|------|------|----------------------------------------------------------------------------------|-------------|
| fPLL_CLKIN         | PLL Input Clock Frequency (after pre-divider)   | 10   | —    | 26   | MHz  | —                                                                                | —           |
| DCREF              | PLL Input Reference Clock Duty Cycle            | 45   | —    | 55   | %    | —                                                                                | —           |
| REF_PER_Jitter     | Input Reference Clock Period Jitter             | -100 | —    | 100  | ps   | —                                                                                | —           |
| TIE                | Input Clock Time Interval Error                 | —    | —    | 500  | ps   | —                                                                                | —           |
| fLFAST_PLL_VCO_CLK | PLL VCO Frequency Range                         | 624  | —    | 840  | MHz  | 624 MHz with fRF_REF = 26MHz, fLFAST_CLK=fLFAST_PLL_VCO_CLK/2                    | —           |
| fLFAST_CLK         | PLL Output Clock Frequency Range                | 312  | —    | 420  | MHz  | —                                                                                | —           |
| tLOCK              | PLL Lock Time <sup>1</sup>                      | —    | —    | 40   | us   | —                                                                                | —           |
| PER_jitter         | PLL Period Jitter (RMS) <sup>2</sup>            | —    | —    | 40   | ps   | fRF_REF = 26MHz                                                                  | —           |
| RJ                 | PLL Long Term Random Jitter <sup>2</sup>        | —    | 84   | —    | ps   | VCO clock measured over 100us acquisition period with a transmit load of 100ohm. | —           |
| DJ                 | PLL Long Term Deterministic Jitter <sup>2</sup> | —    | 80   | —    | ps   | VCO clock measured over 100us acquisition period with a transmit load of 100ohm. | —           |
| TOT_jitter         | Total Jitter <sup>2</sup>                       | —    | 1.09 | 1.31 | ns   | BER = 10e-9                                                                      | —           |

1. 40us max tLOCK assumes fPLL\_CLKIN = 26MHz and default compare\_clk\_cycle value of 1040. Slower fPLL\_CLKIN frequencies will increase tLOCK.  $tLOCK = (1/fPLL\_CLKIN) * compare\_clock\_cycles$ , where register bits PLLCR[PLCKCW] select compare\_clock\_cycles from values:00-1040 (default), 01-520, 10-320, 11-200

2. Specification not valid when the LFAST PLL input clock is FIRC\_CLK.

### 14.1.8 AE IRC

Table 33. AE IRC

| Symbol | Description          | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|----------------------|-----|-----|-----|------|-----------|-------------|
| fFIRC  | IRC target frequency | —   | 16  | —   | MHz  | —         | —           |

Table continues on the next page...

Table 33. AE IRC...continued

| Symbol | Description             | Min | Typ | Max | Unit | Condition                            | Spec Number |
|--------|-------------------------|-----|-----|-----|------|--------------------------------------|-------------|
| dfVAR  | IRC frequency variation | -4  | —   | 4   | %    | Trimmed, no temperature compensation | —           |
| TSTART | Startup Time            | —   | —   | 5   | us   | After valid supply level reached     | —           |

## 14.2 Timer Modules

### 14.2.1 eMIOS

Table 34. eMIOS

| Symbol | Description                             | Min | Typ | Max | Unit     | Condition | Spec Number |
|--------|-----------------------------------------|-----|-----|-----|----------|-----------|-------------|
| tMIPW  | eMIOS input pulse width <sup>1</sup>    | 4   | —   | —   | tPER_CLK | —         | —           |
| tMOPW  | eMIOS output pulse width <sup>1,2</sup> | 1   | —   | —   | tPER_CLK | —         | —           |

1. tPER\_CLK is the period of the peripheral clock (PER\_CLK) on the device.
2. Actual output pulse may be larger when considering a slow transitioning output.




Figure 25. EMIOS Timing

## 14.3 Communication Modules

### 14.3.1 I3C

On this chip, the I3C module supports features and functionality of only the I2C protocol. It does not support additional features and functionality of the I3C protocol.

## 14.3.1.1 I3C timing when communicating with Legacy I2C devices

Table 35. I3C timing when communicating with Legacy I2C devices


| Symbol  | Description                       | Min        | Typ | Max | Unit | Condition  | Spec Number |
|---------|-----------------------------------|------------|-----|-----|------|------------|-------------|
| fSCL    | SCL clock frequency               | 0          | —   | 0.4 | MHz  | 400 kHz/FM | —           |
| fSCL    | SCL clock frequency               | 0          | —   | 1   | MHz  | 1 MHz/FM+  | —           |
| tSU_STA | Setup time for repeated START     | 600        | —   | —   | ns   | 400 kHz/FM | —           |
| tSU_STA | Setup time for repeated START     | 260        | —   | —   | ns   | 1 MHz/FM+  | —           |
| tHD_STA | Hold time for repeated START      | 600        | —   | —   | ns   | 400 kHz/FM | —           |
| tHD_STA | Hold time for repeated START      | 260        | —   | —   | ns   | 1 MHz/FM+  | —           |
| tLOW    | SCL clock low period              | 1300       | —   | —   | ns   | 400 kHz/FM | —           |
| tLOW    | SCL clock low period              | 500        | —   | —   | ns   | 1 MHz/FM+  | —           |
| tDIG_L  | SCL clock low period              | tLOW+trCL  | —   | —   | ns   | 400 kHz/FM | —           |
| tDIG_L  | SCL clock low period              | tLOW+trCL  | —   | —   | ns   | 1 MHz/FM+  | —           |
| tHIGH   | SCL clock high period             | 600        | —   | —   | ns   | 400 kHz/FM | —           |
| tHIGH   | SCL clock high period             | 260        | —   | —   | ns   | 1 MHz/FM+  | —           |
| tDIG_H  | SCL clock high period             | tHIGH+trCL | —   | —   | ns   | 400 kHz/FM | —           |
| tDIG_H  | SCL clock high period             | tHIGH+trCL | —   | —   | ns   | 1 MHz/FM+  | —           |
| tSU_DAT | Data setup time                   | 100        | —   | —   | ns   | 400 kHz/FM | —           |
| tSU_DAT | Data setup time                   | 50         | —   | —   | ns   | 1 MHz/FM+  | —           |
| tHD_DAT | Data hold time                    | 100        | —   | 900 | ns   | 400 kHz/FM | —           |
| tHD_DAT | Data hold time                    | 50         | —   | 450 | ns   | 1 MHz/FM+  | —           |
| trCL    | SCL signal rise time <sup>1</sup> | —          | —   | 300 | ns   | 400 kHz/FM | —           |
| trCL    | SCL signal rise time              | —          | —   | 120 | ns   | 1 MHz/FM+  | —           |
| tfCL    | SCL signal fall time <sup>1</sup> | —          | —   | 300 | ns   | 400 kHz/FM | —           |
| tfCL    | SCL signal fall time <sup>1</sup> | —          | —   | 120 | ns   | 1 MHz/FM+  | —           |
| trDA    | SDA signal rise time <sup>1</sup> | —          | —   | 300 | ns   | 400 kHz/FM | —           |

Table continues on the next page...

Table 35. I3C timing when communicating with Legacy I2C devices...continued

| Symbol  | Description                              | Min | Typ | Max | Unit | Condition  | Spec Number |
|---------|------------------------------------------|-----|-----|-----|------|------------|-------------|
| trDA    | SDA signal rise time                     | —   | —   | 120 | ns   | 1 MHz/FM+  | —           |
| tfDA    | SDA signal fall time <sup>1</sup>        | —   | —   | 300 | ns   | 400 kHz/FM | —           |
| tfDA    | SDA signal fall time <sup>1</sup>        | —   | —   | 120 | ns   | 1 MHz/FM+  | —           |
| tSU_STO | Setup time for STOP                      | 600 | —   | —   | ns   | 400 kHz/FM | —           |
| tSU_STO | Setup time for STOP                      | 260 | —   | —   | ns   | 1 MHz/FM+  | —           |
| tBUF    | Bus free time between a stop and a start | 1.3 | —   | —   | us   | 400 kHz/FM | —           |
| tBUF    | Bus free time between a stop and a start | 0.5 | —   | —   | us   | 1 MHz/FM+  | —           |

1. Minimum time depends on bus loading. SRE of 111b should be used.






Figure 27. tDIG\_H and tDIG\_L




Figure 28. Definition of timing for F/S mode devices on the I2C bus

### 14.3.2 LPI2C

LPI2C is a low-power Inter-Integrated Circuit (I2C) module that supports an efficient interface to an I2C bus as a controller and/or as a target.

Table 36. LPI2C

| Symbol | Description                                          | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|------------------------------------------------------|-----|-----|-----|------|-----------|-------------|
| fSCL   | SCL clock frequency: Standard mode (Sm) <sup>1</sup> | 0   | —   | 100 | kHz  | —         | —           |

Table continues on the next page...

Table 36. LPI2C...continued

| Symbol  | Description                                             | Min        | Typ | Max  | Unit | Condition | Spec Number |
|---------|---------------------------------------------------------|------------|-----|------|------|-----------|-------------|
| fSCL    | SCL clock frequency: Fast mode (Fm) <sup>1</sup>        | 0          | —   | 400  | kHz  | —         | —           |
| fSCL    | SCL clock frequency: Fast mode Plus (Fm++) <sup>1</sup> | 0          | —   | 1000 | kHz  | —         | —           |
| fSCL    | SCL clock frequency: Ultra Fast mode (Ufm) <sup>1</sup> | 0          | —   | 5000 | kHz  | —         | —           |
| tSU_STA | Setup time for repeated START                           | 4.7        | —   | —    | us   | 100kHz/SM | —           |
| tSU_STA | Setup time for repeated START                           | 600        | —   | —    | ns   | 400kHz/FM | —           |
| tSU_STA | Setup time for repeated START                           | 260        | —   | —    | ns   | 1MHz/FM+  | —           |
| tSU_STA | Setup time for repeated START                           | 50         | —   | —    | ns   | 5MHz/UFM  | —           |
| tHD_STA | Hold time for repeated START                            | 400        | —   | —    | ns   | 100kHz/SM | —           |
| tHD_STA | Hold time for repeated START                            | 600        | —   | —    | ns   | 400kHz/FM | —           |
| tHD_STA | Hold time for repeated START                            | 260        | —   | —    | ns   | 1MHz/FM+  | —           |
| tHD_STA | Hold time for repeated START                            | 80         | —   | —    | ns   | 5MHz/UFM  | —           |
| tLOW    | SCL clock low period                                    | 4.7        | —   | —    | us   | 100kHz/SM | —           |
| tLOW    | SCL clock low period                                    | 1300       | —   | —    | ns   | 400kHz/FM | —           |
| tLOW    | SCL clock low period                                    | 500        | —   | —    | ns   | 1MHz/FM+  | —           |
| tLOW    | SCL clock low period                                    | 50         | —   | —    | ns   | 5MHz/UFM  | —           |
| tDIG_L  | SCL clock low period                                    | tLOW+tr CL | —   | —    | ns   | 100kHz/SM | —           |
| tDIG_L  | SCL clock low period                                    | tLOW+tr CL | —   | —    | ns   | 400kHz/FM | —           |
| tDIG_L  | SCL clock low period                                    | tLOW+tr CL | —   | —    | ns   | 1MHz/FM+  | —           |
| tDIG_L  | SCL clock low period                                    | tLOW+tr CL | —   | —    | ns   | 5MHz/UFM  | —           |

Table continues on the next page...

Table 36. LPI2C...continued

| Symbol  | Description                       | Min        | Typ | Max | Unit | Condition | Spec Number |
|---------|-----------------------------------|------------|-----|-----|------|-----------|-------------|
| tHIGH   | SCL clock high period             | 4          | —   | —   | us   | 100kHz/SM | —           |
| tHIGH   | SCL clock high period             | 600        | —   | —   | ns   | 400kHz/FM | —           |
| tHIGH   | SCL clock high period             | 260        | —   | —   | ns   | 1MHz/FM+  | —           |
| tHIGH   | SCL clock high period             | 50         | —   | —   | ns   | 5MHz/UFM  | —           |
| tDIG_H  | SCL clock high period             | tHIGH+trCL | —   | —   | ns   | 100kHz/SM | —           |
| tDIG_H  | SCL clock high period             | tHIGH+trCL | —   | —   | ns   | 400kHz/FM | —           |
| tDIG_H  | SCL clock high period             | tHIGH+trCL | —   | —   | ns   | 1MHz/FM+  | —           |
| tDIG_H  | SCL clock high period             | tHIGH+trCL | —   | —   | ns   | 5MHz/UFM  | —           |
| tSU_DAT | Data setup time                   | 250        | —   | —   | ns   | 100kHz/SM | —           |
| tSU_DAT | Data setup time                   | 100        | —   | —   | ns   | 400kHz/FM | —           |
| tSU_DAT | Data setup time                   | 50         | —   | —   | ns   | 1MHz/FM+  | —           |
| tSU_DAT | Data setup time                   | 30         | —   | —   | ns   | 5MHz/UFM  | —           |
| tHD_DAT | Data hold time                    | 0          | —   | —   | us   | 100kHz/SM | —           |
| tHD_DAT | Data hold time                    | 0          | —   | —   | ns   | 400kHz/FM | —           |
| tHD_DAT | Data hold time                    | 0          | —   | —   | ns   | 1MHz/FM+  | —           |
| tHD_DAT | Data hold time                    | 10         | —   | —   | ns   | 5MHz/UFM  | —           |
| trCL    | SCL signal rise time              | —          | —   | 1   | us   | 100kHz/SM | —           |
| trCL    | SCL signal rise time <sup>2</sup> | —          | —   | 300 | ns   | 400kHz/FM | —           |
| trCL    | SCL signal rise time              | —          | —   | 120 | ns   | 1MHz/FM+  | —           |
| trCL    | SCL signal rise time              | —          | —   | 50  | ns   | 5MHz/UFM  | —           |
| tfCL    | SCL signal fall time              | —          | —   | 300 | ns   | 100kHz/SM | —           |
| tfCL    | SCL signal fall time <sup>2</sup> | —          | —   | 300 | ns   | 400kHz/FM | —           |
| tfCL    | SCL signal fall time <sup>2</sup> | —          | —   | 120 | ns   | 1MHz/FM+  | —           |
| tfCL    | SCL signal fall time              | —          | —   | 50  | ns   | 5MHz/UFM  | —           |
| trDA    | SDA signal rise time              | —          | —   | 1   | us   | 100kHz/SM | —           |

Table continues on the next page...

Table 36. LPI2C...continued

| Symbol  | Description                              | Min | Typ | Max | Unit | Condition | Spec Number |
|---------|------------------------------------------|-----|-----|-----|------|-----------|-------------|
| trDA    | SDA signal rise time <sup>2</sup>        | —   | —   | 300 | ns   | 400kHz/FM | —           |
| trDA    | SDA signal rise time                     | —   | —   | 120 | ns   | 1MHz/FM+  | —           |
| trDA    | SDA signal rise time                     | —   | —   | 50  | ns   | 5MHz/UFM  | —           |
| tfDA    | SDA signal fall time                     | —   | —   | 300 | ns   | 100kHz/SM | —           |
| tfDA    | SDA signal fall time <sup>2</sup>        | —   | —   | 300 | ns   | 400kHz/FM | —           |
| tfDA    | SDA signal fall time <sup>2</sup>        | —   | —   | 120 | ns   | 1MHz/FM+  | —           |
| tfDA    | SDA signal fall time                     | —   | —   | 50  | ns   | 5MHz/UFM  | —           |
| tSU_STO | Setup time for STOP                      | 4   | —   | —   | us   | 100kHz/SM | —           |
| tSU_STO | Setup time for STOP                      | 600 | —   | —   | ns   | 400kHz/FM | —           |
| tSU_STO | Setup time for STOP                      | 260 | —   | —   | ns   | 1MHz/FM+  | —           |
| tSU_STO | Setup time for STOP                      | 50  | —   | —   | ns   | 5MHz/UFM  | —           |
| tBUF    | Bus free time between a stop and a start | 4.7 | —   | —   | us   | 100kHz/SM | —           |
| tBUF    | Bus free time between a stop and a start | 1.3 | —   | —   | us   | 400kHz/FM | —           |
| tBUF    | Bus free time between a stop and a start | 0.5 | —   | —   | us   | 1MHz/FM+  | —           |
| tBUF    | Bus free time between a stop and a start | 80  | —   | —   | ns   | 5MHz/UFM  | —           |

1. For more details, see UM10204 I2C-bus specification and user manual.

2. Minimum time depends on bus loading. SRE of 111b should be used.

### 14.3.3 SPI

SRE[2:0]=101 is the required drive setting to meet the timing.

Table 37. SPI

| Symbol | Description                   | Min   | Typ | Max   | Unit | Condition          | Spec Number |
|--------|-------------------------------|-------|-----|-------|------|--------------------|-------------|
| tSCK   | SPI cycle time <sup>1,2</sup> | 40    | —   | 10000 | ns   | Master, MTFE=0     | 1           |
| tSCK   | SPI cycle time <sup>2</sup>   | 25    | —   | 10000 | ns   | Master, MTFE=1     | 1           |
| tSCK   | SPI cycle time <sup>3,2</sup> | 16.67 | —   | 10000 | ns   | Slave Receive Mode | 1           |

Table continues on the next page...



Table 37. SPI...continued

| Symbol | Description                                          | Min                                     | Typ | Max                                | Unit | Condition                                                             | Spec Number |
|--------|------------------------------------------------------|-----------------------------------------|-----|------------------------------------|------|-----------------------------------------------------------------------|-------------|
| tSCK   | SPI cycle time <sup>2</sup>                          | 40                                      | —   | 10000                              | ns   | Slave Transmit Mode                                                   | 1           |
| tCSC   | PCS to SCK delay <sup>4</sup>                        | 20                                      | —   | 10000                              | ns   | —                                                                     | 2           |
| tASC   | After SCK delay <sup>5</sup>                         | 20                                      | —   | 10000                              | ns   | —                                                                     | 3           |
| tSDC   | SCK duty cycle                                       | 40                                      | —   | 60                                 | %    | —                                                                     | 4           |
| tA     | Slave access time                                    | —                                       | —   | 40                                 | ns   | SS active to SOUT valid                                               | 5           |
| tDIS   | Slave SOUT disable time                              | —                                       | —   | 15                                 | ns   | SS inactive to SOUT hi-z or invalid                                   | 6           |
| tPCSC  | PCSx to PCSS time                                    | 13                                      | —   | —                                  | ns   | —                                                                     | 7           |
| tPASC  | PCSS to PCSx time                                    | 13                                      | —   | —                                  | ns   | —                                                                     | 8           |
| tSUI   | Input data setup time <sup>6,7</sup>                 | 15                                      | —   | —                                  | ns   | Master, MTFE=0                                                        | 9           |
| tSUI   | Input data setup time <sup>7,8</sup>                 | 15 - N *<br>ipg_clk_d<br>spi_perio<br>d | —   | —                                  | ns   | Master, MTFE=1,<br>CPHA=0, SMPL_PTR<br>= 1                            | 9           |
| tSUI   | Input data setup time <sup>7</sup>                   | 15                                      | —   | —                                  | ns   | Master, MTFE=1,<br>CPHA=1, SMPL_PTR<br>= 1                            | 9           |
| tSUI   | Input data setup time <sup>7</sup>                   | 2                                       | —   | —                                  | ns   | Slave Receive Mode                                                    | 9           |
| tHI    | Input data hold time <sup>7</sup>                    | 0                                       | —   | —                                  | ns   | Master, MTFE=0                                                        | 10          |
| tHI    | Input data hold time <sup>7</sup>                    | 0 + N *<br>ipg_clk_d<br>spi_perio<br>d  | —   | —                                  | ns   | Master, MTFE=1,<br>CPHA=0, SMPL_PTR<br>= 1                            | 10          |
| tHI    | Input data hold time <sup>7</sup>                    | 0                                       | —   | —                                  | ns   | Master, MTFE=1,<br>CPHA=1, SMPL_PTR<br>= 1                            | 10          |
| tHI    | Input data hold time <sup>7</sup>                    | 4                                       | —   | —                                  | ns   | Slave Receive Mode                                                    | 10          |
| tSUO   | Output data valid time (after SCK edge) <sup>9</sup> | —                                       | —   | 5                                  | ns   | Master, MTFE=0 max<br>CLOAD=25pF, max<br>pad drive setting            | 11          |
| tSUO   | Output data valid time (after SCK edge) <sup>9</sup> | —                                       | —   | 5 +<br>ipg_clk_d<br>spi_perio<br>d | ns   | Master, MTFE=1,<br>CPHA=0 max<br>CLOAD=25pF, max<br>pad drive setting | 11          |

Table continues on the next page...

Table 37. SPI...continued

| Symbol | Description                                            | Min                                 | Typ | Max | Unit | Condition                                                    | Spec Number |
|--------|--------------------------------------------------------|-------------------------------------|-----|-----|------|--------------------------------------------------------------|-------------|
| tSUO   | Output data valid time (after SCK edge) <sup>9</sup>   | —                                   | —   | 5   | ns   | Master, MTFE=1, CPHA=1 max CLOAD=25pF, max pad drive setting | 11          |
| tSUO   | Output data valid time (after SCK edge) <sup>9,6</sup> | —                                   | —   | 16  | ns   | Slave Transmit Mode                                          | 11          |
| tHO    | Output data hold time <sup>9</sup>                     | -2                                  | —   | —   | ns   | Master, MTFE=0 max CLOAD=25pF, max pad drive setting         | 12          |
| tHO    | Output data hold time <sup>9</sup>                     | -2 +<br>ipg_clk_d<br>spi_perio<br>d | —   | —   | ns   | Master, MTFE=1, CPHA=0 max CLOAD=25pF, max pad drive setting | 12          |
| tHO    | Output data hold time <sup>9</sup>                     | -2                                  | —   | —   | ns   | Master, MTFE=1, CPHA=1 max CLOAD=25pF, max pad drive setting | 12          |
| tHO    | Output data hold time <sup>9</sup>                     | 3                                   | —   | —   | ns   | Slave Transmit Mode                                          | 12          |

1. SMPL\_PTR should be set to 1. For SPI\_CTARn[BR] - 'Baud Rate Scaler' configuration is  $\geq 3$
2. The maximum SPI baud rate that is achievable in a dedicated master-slave connection depends on several parameters that are independent of the SPI module clocking capabilities (e.g. capacitive load of the signal lines, SPI slave clock-to-data delay, pad slew rate, etc.). The maximum achievable SPI baud rate needs to be evaluated in a corresponding SPI master-slave setup.
3. Slave Receive Mode can operate at a maximum frequency of 60 MHz. In this mode, the DSPI can receive data on SIN, but no valid data is transmitted on SOUT.
4. This value of 20 ns is with the configuration prescaler values: SPI\_CTARn[PCSSCK] - "PCS to SCK Delay Prescaler" configuration is "3" (01h) and SPI\_CTARn[CSSCK] - "PCS to SCK Delay Scaler" configuration is "2" (0000h)
5. This value of 20 ns is with the configuration prescaler values: SPI\_CTARn[PASC] - "After SCK Delay Prescaler" configuration is "3" (01h) and SPI\_CTARn[ASC] - "After SCK Delay Scaler" configuration is "2" (0000h)
6. For the case of both master and slave being NXP S32x devices, frequency of operation will be reduced to  $[1000 / 2 * \{t_{SUI\_master} + t_{SUO\_slave} + PCB\ delay\}]$  in ns.
7. Input timing assumes an input signal slew rate of 2ns (20%/80%).
8. N is number of protocol clock cycles where the master samples SIN in MTFE mode after SCK edge.
9. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

Note that SPI operation should be done by selecting same pad type. A mix of 33 and 3318 pads for the same SPI is not supported.

Slave mode timing values given below are applicable when device is in MTFE=0.




Figure 29. SPI Modified Transfer Format Timing - Master, CPHA = 1, MTFE=1




Figure 30. SPI Modified Transfer Format Timing - Master, CPHA = 0, MTFE=1




Figure 31. SPI Classic Timing - Slave CPHA = 1, MTFE=0




Figure 32. SPI Classic Timing - Slave CPHA = 0, MTFE=0




Figure 33. SPI Classic Timing - Master, CPHA = 1, MTFE=0




Figure 34. SPI Classic Timing - Master, CPHA = 0, MTFE=0




Figure 35. SPI PCS Strobe (PCSS) Timing

### 14.3.4 Microsecond channel (MSC)

Table 38. Microsecond channel (MSC)

| Symbol | Description                             | Min | Typ | Max | Unit | Condition      | Spec Number |
|--------|-----------------------------------------|-----|-----|-----|------|----------------|-------------|
| tSCK   | MSC cycle time                          | 20  | —   | —   | ns   | —              | —           |
| tCSV   | PCS valid after SCK <sup>1</sup>        | —   | —   | 5   | ns   | —              | —           |
| tCSH   | PCS hold after SCK <sup>1</sup>         | -4  | —   | —   | ns   | —              | —           |
| tSUO   | Output data valid time (after SCK edge) | —   | —   | 5   | ns   | —              | —           |
| tHO    | Output data hold time                   | -4  | —   | —   | ns   | —              | —           |
| t1     | SCK duty cycle deviation                | -1  | —   | 1   | ns   | —              | —           |
| t2     | SOUT/SCK Rise time <sup>2</sup>         | 0.4 | —   | 7   | ns   | ZL=100R, CL<50 | —           |
| t2     | SOUT/SCK Rise time <sup>2</sup>         | 0.4 | —   | 3.5 | ns   | ZL=100R, CL<25 | —           |
| t3     | SOUT/SCK Fall time <sup>2</sup>         | 0.4 | —   | 7   | ns   | ZL=100R, CL<50 | —           |
| t3     | SOUT/SCK Fall time <sup>2</sup>         | 0.4 | —   | 3.5 | ns   | ZL=100R, CL<25 | —           |

1. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of SPI\_CLKn. This timing value is due to pad delays and signal propagation delays.
2. Measured at 20% to 80% of output voltage with tSCK=50Mhz.




Figure 36. MSC master timing, output only

### 14.3.5 LIN

SRE[2:0]=110 is the required drive setting to meet the timing.

Table 39. LIN

| Symbol | Description | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|-------------|-----|-----|-----|------|-----------|-------------|
| RATE   | Bit Rate    | —   | —   | 33  | Mbps | UART mode | —           |
| RATE   | Bit Rate    | 4.8 | —   | 20  | Kbps | LIN mode  | —           |

### 14.3.6 FlexRay

#### 14.3.6.1 FlexRay - TxEN

Table 40. FlexRay - TxEN



| Symbol        | Description                                                                                        | Min | Typ | Max | Unit | Condition                                                                         | Spec Number |
|---------------|----------------------------------------------------------------------------------------------------|-----|-----|-----|------|-----------------------------------------------------------------------------------|-------------|
| dCCTxENRISE25 | Rise time of TxEN signal at CC <sup>1</sup>                                                        | —   | —   | 9   | ns   | TxEN load = 25pF max, SRE[2:0] = 100 (1.8V/3.3V GPIO), SRE[2:0] = 110 (3.3V GPIO) | —           |
| dCCTxENFALL25 | Fall time of TxEN signal at CC <sup>1</sup>                                                        | —   | —   | 9   | ns   | TxEN load = 25pF max, SRE[2:0] = 100 (1.8V/3.3V GPIO), SRE[2:0] = 110 (3.3V GPIO) | —           |
| dCCTxEN01     | Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge <sup>1</sup> | —   | —   | 25  | ns   | TxEN load = 25pF max, SRE[2:0] = 100 (1.8V/3.3V GPIO), SRE[2:0] = 110 (3.3V GPIO) | —           |

Table continues on the next page...

Table 40. FlexRay - TxEN...continued

| Symbol    | Description                                                                                         | Min | Typ | Max | Unit | Condition                                                                         | Spec Number |
|-----------|-----------------------------------------------------------------------------------------------------|-----|-----|-----|------|-----------------------------------------------------------------------------------|-------------|
| dCCTxEN10 | Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge <sup>1</sup> | —   | —   | 25  | ns   | TxEN load = 25pF max, SRE[2:0] = 100 (1.8V/3.3V GPIO), SRE[2:0] = 110 (3.3V GPIO) | —           |

1. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).



#### 14.3.6.2 FlexRay - TxD

Table 41. FlexRay - TxD

| Symbol    | Description                                                 | Min   | Typ | Max  | Unit | Condition                                                                                             | Spec Number |
|-----------|-------------------------------------------------------------|-------|-----|------|------|-------------------------------------------------------------------------------------------------------|-------------|
| dCCTxAsym | Asymmetry of sending CC, dCCTxD50% - N x gdBit <sup>1</sup> | -2.45 | —   | 2.45 | ns   | N=1 gdBit = 100ns<br>TxD load = 25pF max, SRE[2:0] = 100 (1.8V/3.3V GPIO), SRE[2:0] = 110 (3.3V GPIO) | —           |



Table continues on the next page...



Table 41. FlexRay - TxD...continued

| Symbol                      | Description                                                                                         | Min | Typ | Max | Unit | Condition                                                                                                          | Spec Number |
|-----------------------------|-----------------------------------------------------------------------------------------------------|-----|-----|-----|------|--------------------------------------------------------------------------------------------------------------------|-------------|
| dCCTxDRISE25 + dCCTxDFALL25 | Sum of rise and fall time of TxD signal at the output pin <sup>1</sup>                              | —   | —   | 9   | ns   | TxD load = 25pF max<br>Z = 50ohms delay<br>= 0.6ns, SRE[2:0] = 100 (1.8V/3.3V GPIO),<br>SRE[2:0] = 110 (3.3V GPIO) | —           |
| dCCTxD01                    | Sum of delay between Clk to Q of the last FF and the final output buffer, rising edge <sup>1</sup>  | —   | —   | 25  | ns   | TxD load = 25pF max,<br>SRE[2:0] = 100 (1.8V/3.3V GPIO), SRE[2:0] = 110 (3.3V GPIO)                                | —           |
| dCCTxD10                    | Sum of delay between Clk to Q of the last FF and the final output buffer, falling edge <sup>1</sup> | —   | —   | 25  | ns   | TxD load = 25pF max,<br>SRE[2:0] = 100 (1.8V/3.3V GPIO), SRE[2:0] = 110 (3.3V GPIO)                                | —           |

1. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).



## 14.3.6.3 FlexRay - RxD

Table 42. FlexRay - RxD

| Symbol             | Description                                                                              | Min   | Typ | Max | Unit | Condition | Spec Number |
|--------------------|------------------------------------------------------------------------------------------|-------|-----|-----|------|-----------|-------------|
| C_CCRxD            | Input capacitance on RxD pin                                                             | —     | —   | 8   | pF   | —         | —           |
| uCCLogic_1         | Threshold for detecting logic high                                                       | 35    | —   | 70  | %    | —         | —           |
| uCCLogic_0         | Threshold for detecting logic low                                                        | 30    | —   | 65  | %    | —         | —           |
| dCCRxD01           | Sum of delay from actual input to the D input of the first FF, rising edge <sup>1</sup>  | —     | —   | 10  | ns   | —         | —           |
| dCCRxD10           | Sum of delay from actual input to the D input of the first FF, falling edge <sup>1</sup> | —     | —   | 10  | ns   | —         | —           |
| dCCRxAsymAccept 15 | Acceptance of asymmetry at receiving CC with 15pF load <sup>1</sup>                      | -31.5 | —   | 44  | ns   | —         | —           |
| dCCRxAsymAccept 25 | Acceptance of asymmetry at receiving CC with 25pF load <sup>1</sup>                      | -30.5 | —   | 43  | ns   | —         | —           |

1. FlexRay RxD timing assumes an input signal slew rate of 2ns (20%/80%).

## 14.3.7 NETC

## 14.3.7.1 NETC MII

SRE[2:0]=100 is the required drive setting to meet the timing.

Table 43. NETC MII



| Symbol   | Description                             | Min | Typ      | Max | Unit | Condition   | Spec Number |
|----------|-----------------------------------------|-----|----------|-----|------|-------------|-------------|
| tCYC_RX  | RX_CLK period                           | —   | 40 / 400 | —   | ns   | 10/100 Mbps | —           |
| ΔtCYC_RX | RX_CLK duty cycle (tPWH / tCYC)         | 35  | —        | 65  | %    | —           | —           |
| tS       | Input setup time to RX_CLK <sup>1</sup> | 5   | —        | —   | ns   | 10/100 Mbps | —           |
| tH       | Input hold time to RX_CLK <sup>1</sup>  | 5   | —        | —   | ns   | 10/100 Mbps | —           |
| tCYC_TX  | TX_CLK period <sup>2</sup>              | —   | 40 / 400 | —   | ns   | 10/100 Mbps | —           |

Table continues on the next page...

Table 43. NETC MII...continued

| Symbol               | Description                                            | Min | Typ | Max | Unit | Condition   | Spec Number |
|----------------------|--------------------------------------------------------|-----|-----|-----|------|-------------|-------------|
| $\Delta t_{CYC\_TX}$ | TX_CLK duty cycle ( $t_{PWH} / t_{CYC}$ ) <sup>2</sup> | 35  | —   | 65  | %    | —           | —           |
| tD                   | Output delay from TX_CLK <sup>2</sup>                  | 2   | —   | 25  | ns   | 10/100 Mbps | —           |

- 1. Input timing assumes an input signal slew rate of 3ns (20%/80%).
- 2. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).



14.3.7.2 NETC RMII



SRE[2:0]=100 is the required drive setting to meet the timing.

Table 44. NETC RMII

| Symbol             | Description                                                | Min | Typ | Max | Unit | Condition    | Spec Number    |
|--------------------|------------------------------------------------------------|-----|-----|-----|------|--------------|----------------|
| fRMII_CLK          | RMII input clock frequency (RMII_CLK)                      | —   | —   | 50  | MHz  | —            | —              |
| $\Delta$ tRMII_CLK | RMII_CLK duty cycle (tPWH / tCYC)                          | 35  | —   | 65  | %    | —            | E3, E4, E7, E8 |
| tS                 | RXD[1:0], CRS_DV, RXER to RMII_CLK setup time <sup>1</sup> | 4   | —   | —   | ns   | —            | E1             |
| tH                 | RMII_CLK to RXD[1:0], CRS_DV, RXER hold time <sup>1</sup>  | 2   | —   | —   | ns   | —            | E2             |
| tDATA_VALID        | RMII_CLK to TXD[1:0], TXEN data valid <sup>2</sup>         | —   | —   | 14  | ns   | CLOAD = 25pF | E6             |
| tDATA_INVALID      | RMII_CLK to TXD[1:0], TXEN data invalid <sup>2</sup>       | 2   | —   | —   | ns   | CLOAD = 25pF | E5             |

1. Input timing assumes an input signal slew rate of 3ns (20%/80%).

2. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).



### 14.3.7.3 NETC RGMII

SRE[2:0]=100 is the required drive setting to meet the timing.

Table 45. NETC RGMII

| Symbol | Description                                                        | Min  | Typ | Max | Unit | Condition | Spec Number |
|--------|--------------------------------------------------------------------|------|-----|-----|------|-----------|-------------|
| Tcyc   | Clock cycle duration <a href="#">1,2,3,4</a>                       | 7.2  | —   | 8.8 | ns   | —         | —           |
| TskewT | Data to clock output skew (at transmitter) <a href="#">1,5,3,4</a> | -500 | —   | 500 | ps   | —         | —           |
| TskewR | Data to clock input skew (at receiver) <a href="#">5,3,4</a>       | 1    | —   | 2.6 | ns   | —         | —           |
| Duty_G | Clock duty cycle for Gigabit <a href="#">6,3,4</a>                 | 45   | —   | 55  | %    | —         | —           |
| Duty_T | Clock duty cycle for 10/100T <a href="#">6,3,4</a>                 | 40   | —   | 60  | %    | —         | —           |

- Output timing valid for maximum external load CL = 15 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).
- For 10 Mbps and 100 Mbps, Tcyc will scale to 400 ns  $\pm$  40 ns and 40 ns  $\pm$  4 ns respectively.
- Measured as defined in EIA/JESD 8-6 1995 with a timing threshold voltage of VDDQ/2
- RGMII timing specifications are valid for both 1.8V and 3.3V nominal I/O pad supply voltage.
- For all versions prior to RGMII v2.0 specifications; This implies that PC board design will require clocks to be routed such that an additional delay of greater than 1.5 ns and less than 2 ns will be added to the associated clock signal. For 10/100, the max value is unspecified.
- Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domain as long as minimum duty cycle is not violated and stretching occurs for no more than three Tcyc of the lowest speed transitioned between.




Figure 45. RGMII Receive Timing




Figure 46. RGMII Transmit Timing

### 14.3.7.4 IEEE1588 interface

Table 46. IEEE1588 interface

| Symbol                        | Description                                  | Min              | Typ  | Max  | Unit | Condition | Spec Number |
|-------------------------------|----------------------------------------------|------------------|------|------|------|-----------|-------------|
| tT1588CLK                     | TMR_1588_CLK_IN clock period                 | 5                | —    | —    | ns   | —         | —           |
| tT1588CLKH/<br>tT1588CLK      | TMR_1588_CLK_IN duty cycle                   | 40               | 50   | 60   | %    | —         | —           |
| tT1588CLKINJ                  | TMR_1588_CLK_IN peak-to-peak jitter          | —                | —    | 250  | ps   | —         | —           |
| tT1588CLKINR                  | Rise time<br>TMR_1588_CLK_IN<br>(20% to 80%) | 1.0              | —    | 2.0  | ns   | —         | —           |
| tT1588CLKINF                  | Fall time<br>TMR_1588_CLK_IN<br>(80% to 20%) | 1.0              | —    | 2.0  | ns   | —         | —           |
| tT1588CLKOUT                  | TMR_1588_CLK_OUT clock period                | 2 x<br>tT1588CLK | —    | —    | ns   | —         | —           |
| tT1588CLKOTH/<br>tT1588CLKOUT | TMR_1588_CLK_OUT duty cycle                  | 30.0             | 50.0 | 70.0 | %    | —         | —           |
| tT1588TRIGH                   | TMR_1588_TRIG_IN 1/2 pulse width             | 2 x<br>tT1588CLK | —    | —    | ns   | —         | —           |





Figure 47. IEEE 1588 input AC timing



**Note:** The output delay is counted starting at the rising edge if  $t_{T1588CLKOUT}$  is non-inverting. Otherwise, it is counted starting at the falling edge.


Figure 48. IEEE 1588 output AC timing

#### 14.3.7.5 NETC management interface

Table 47. NETC management interface

| Symbol   | Description                                | Min                                              | Typ | Max                                              | Unit | Condition                   | Spec Number  |
|----------|--------------------------------------------|--------------------------------------------------|-----|--------------------------------------------------|------|-----------------------------|--------------|
| fMDC     | MDC clock frequency                        | —                                                | —   | 5                                                | MHz  | —                           | —            |
| MDIO_CH  | MDC pulse width high time                  | 40                                               | —   | 60                                               | %    | —                           | MDC14        |
| MDIO_CL  | MDC pulse width low time                   | 40                                               | —   | 60                                               | %    | —                           | MDC15        |
| tMDKHDX  | MDC to MDIO delay <sup>1</sup>             | $((1+(2+6*EHOLD)*MDIO\_HOLD)*t_{ENET\_CLK}) - 3$ | —   | $((1+(2+6*EHOLD)*MDIO\_HOLD)*t_{ENET\_CLK}) + 8$ | ns   | NEG=0                       | MDC10, MDC11 |
| tMDKHDX  | MDC to MDIO delay <sup>1</sup>             | $0.5*(MDC\ clock) - t_{ENET\_CLK}$               | —   | $0.5*(MDC\ clock) + t_{ENET\_CLK}$               | ns   | NEG=1 and MDIO_CLK_DIV even | —            |
| tMDKHDX  | MDC to MDIO delay <sup>1</sup>             | $0.5*(MDC\ clock) - 2*t_{ENET\_CLK}$             | —   | $0.5*(MDC\ clock) + 2*t_{ENET\_CLK}$             | ns   | NEG=1 and MDIO_CLK_DIV odd  | —            |
| MDIO_ISU | MDIO (input) to MDC rising edge setup time | 8                                                | —   | —                                                | ns   | —                           | MDC12        |
| MDIO_IH  | MDIO (input) to MDC rising edge hold time  | 0                                                | —   | —                                                | ns   | —                           | MDC13        |

1. In the equations provided for Min and Max values, tENET\_CLK is the NETC system clock period in nanoseconds, EHOLD and MDIO\_HOLD are the actual values programmed into these register fields, and "MDC clock" is the MDC clock period in nanoseconds.



14.3.8 SENT Interface

Table 48. SENT Interface

| Symbol | Description                                                            | Min | Typ | Max  | Unit | Condition                                                                                                               | Spec Number |
|--------|------------------------------------------------------------------------|-----|-----|------|------|-------------------------------------------------------------------------------------------------------------------------|-------------|
| tFALL  | Maximum SENT input signal fall time transition <a href="#">1,2,3,4</a> | —   | —   | 2.17 | UI   | SAE J2716 SENT standard complied with in the application, SAE J2716 recommended RC input filter used in the application | —           |

1. By ensuring that the input fall transition is within the specification, SENT calibration and data bit errors are guaranteed not to occur as a result of variation in the input switching threshold level of the SENT input pin on the device. Switching threshold level variation is due to input signal noise, supply noise, and temperature drift.
2. This value is the ratio of the maximum 6.5uS fall time and minimum 3uS clock (UI), and assumes the transmit, clock, and measurement error tolerances as defined by the SAE 2716 SENT standard.
3. Input hysteresis enabled on I/O pads with selectable enable/disable (per the SAE 2716 SENT standard). Does not apply to pads without hysteresis control. In this case, the SENT module glitch filter should be used to reject false transitions. SRX programmable filter should be set to a value closest to 1/10th of a bit time where the max value of 128 is sufficient for long bit times.
4. SENT inputs are supported at 3.3V on the device, with assumption that the input levels scale linearly for the recommended 3.3V circuit in the SAE 2716 SENT standard. The device does not support 1.8V or 5V SENT inputs.

14.3.9 CAN

See GPIO pads for CAN specifications.



### 14.3.10 CANXL

Table 49. CANXL

| Symbol     | Description                                | Min                    | Typ | Max                    | Unit | Condition                      | Spec Number |
|------------|--------------------------------------------|------------------------|-----|------------------------|------|--------------------------------|-------------|
| tSymbolNom | CANXL PWM symbol length (PWMS + PWML)      | 62.5                   | —   | 200                    | ns   | PWM Data rate= 5Mbps to 16Mbps | —           |
| PWMS       | PWM symbol period short phase <sup>1</sup> | 5                      | —   | 0.5 * tSymbolNom - 5   | ns   | 50% VDD_IO, SRE[2:0]<111       | —           |
| PWML       | PWM symbol period long phase               | tSymbolNom - max(PWMS) | —   | tSymbolNom - min(PWMS) | ns   | 50% VDD_IO, SRE[2:0]<111       | —           |

1. To guarantee a minimum of 5ns decode time at the transceiver, the CANXL internal PWM must be programmed to ensure  $10\text{ns} \leq \text{PWMS} \leq 0.5 * \text{tSymbolNom} - 10\text{ns}$ .




Figure 50. CANXL timing

### 14.3.11 PSi5

Table 50. PSi5

| Symbol | Description                                                                        | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|------------------------------------------------------------------------------------|-----|-----|-----|------|-----------|-------------|
| —      | Delay from last bit of frame (CRC0) to assertion of new message received interrupt | —   | —   | 3   | us   | —         | —           |
| —      | Delay from internal sync pulse to sync                                             | —   | —   | 2   | us   | —         | —           |

Table continues on the next page...

Table 50. PSI5...continued

| Symbol | Description                                                                                            | Min | Typ | Max                                  | Unit   | Condition | Spec Number |
|--------|--------------------------------------------------------------------------------------------------------|-----|-----|--------------------------------------|--------|-----------|-------------|
|        | pulse trigger at the SDOUT_PSI5_n pin                                                                  |     |     |                                      |        |           |             |
| —      | Delay jitter from last bit of frame (CRC0) to assertion of new message received interrupt <sup>1</sup> | —   | —   | 1                                    | cycles | —         | —           |
| —      | Delay jitter from internal sync pulse to sync pulsetrigger at the SDOUT_PSI5_n pin. <sup>2</sup>       | —   | —   | +/- (PSI5_1u s_CLK + XBAR_DI V3_CLK) | cycles | —         | —           |
| DC     | Duty Cycle <sup>3</sup>                                                                                | 35  | —   | 65                                   | %      | —         | —           |

1. Measured in PSI5 clock cycles. Minimum PSI5 clock period is 20ns.

2. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

3. PSI5 sensor input signals must meet the duty cycle requirement in order to be decoded properly.

## 14.4 Memories and Memory Interfaces

### 14.4.1 QuadSPI

#### 14.4.1.1 QuadSPI interfaces

QuadSPI\_0 supports interface (side) A. QuadSPI\_1 supports two interfaces: A and B. These interfaces are not independent. See the QuadSPI chapter of the Reference Manual about their use. The following table summarizes the specifications that each interface supports.

Table 51. QuadSPI interfaces

| QuadSPI instance and interface | 1.8V Quad                 | 1.8V Octal                                | 1.8V HyperFlash                    | 1.8V HyperRAM | 3.3V Quad                 | 3.3V Octal  | 3.3V HyperRAM |
|--------------------------------|---------------------------|-------------------------------------------|------------------------------------|---------------|---------------------------|-------------|---------------|
| QuadSPI_0 side A               | DDR 80 MHz<br>SDR 133 MHz | DDR 166 MHz<br>DDR 200 MHz<br>SDR 133 MHz | DDR 133 and 166 MHz<br>DDR 200 MHz | DDR 166 MHz   | —                         | —           | —             |
| QuadSPI_1 side A               | DDR 80 MHz<br>SDR 133 MHz | DDR 166 MHz<br>SDR 133 MHz                | DDR 166 MHz                        | DDR 166 MHz   | DDR 80 MHz<br>SDR 133 MHz | DDR 100 MHz | DDR 100 MHz   |
| QuadSPI_1 side B               | —                         | —                                         | —                                  | —             | SDR 50 MHz                | —           | —             |

#### 14.4.1.2 QuadSPI Quad 1.8V DDR 80MHz

The SRE[2:0]=100 for 18FAST and 33GPIO pads and SRE[2:0]=101 for 3318 pads is the required drive setting to meet the timing.

FLSHCR[TCSS] and FLSHCR[TCSH] should be set to 2.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

**Table 52. QuadSPI Quad 1.8V DDR 80MHz**

| Symbol   | Description                                 | Min    | Typ | Max   | Unit | Condition | Spec Number |
|----------|---------------------------------------------|--------|-----|-------|------|-----------|-------------|
| fSCK     | SCK clock frequency <sup>1,2</sup>          | —      | —   | 80    | MHz  | —         | —           |
| tCL_SCK  | SCK clock low time <sup>1,2</sup>           | 5.625  | —   | —     | ns   | —         | —           |
| tCH_SCK  | SCK clock high time <sup>1,2</sup>          | 5.625  | —   | —     | ns   | —         | —           |
| tOD_DATA | Data output delay (w.r.t. SCK) <sup>2</sup> | 2.316  | —   | 3.609 | ns   | —         | —           |
| tOD_CSL  | CS low to clock high <sup>2</sup>           | 10.041 | —   | —     | ns   | —         | —           |
| tOD_CSH  | Clock low to CS high <sup>2</sup>           | 10.041 | —   | —     | ns   | —         | —           |
| tDVW     | Input data valid window <sup>1</sup>        | 3.909  | —   | —     | ns   | —         | —           |

1. Input timing assumes maximum input signal transition of 1ns (20%/80%).

2. Output timing valid for maximum external load CL = 20 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

#### 14.4.1.3 QuadSPI Quad 1.8V SDR 133MHz

The SRE[2:0]=100 for 33GPIO pads and SRE[2:0]=101 for 3318 pads is the required drive setting to meet the timing.

FLSHCR[TCSS] and FLSHCR[TCSH] should be set to 2.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

**Table 53. QuadSPI Quad 1.8V SDR 133MHz**

| Symbol   | Description                                 | Min    | Typ | Max   | Unit | Condition                          | Spec Number |
|----------|---------------------------------------------|--------|-----|-------|------|------------------------------------|-------------|
| fSCK     | SCK clock frequency <sup>1,2,3</sup>        | —      | —   | 133   | MHz  | DLL and Auto-Learning mode enabled | —           |
| tCL_SCK  | SCK low time <sup>1,3</sup>                 | 3.383  | —   | —     | ns   | —                                  | —           |
| tCH_SCK  | SCK high time <sup>1,3</sup>                | 3.383  | —   | —     | ns   | —                                  | —           |
| tOD_DATA | Data output delay (w.r.t. SCK) <sup>3</sup> | -0.594 | —   | 1.594 | ns   | —                                  | —           |
| tOD_CSL  | CS low to clock high <sup>3</sup>           | 6.391  | —   | —     | ns   | —                                  | —           |

*Table continues on the next page...*

Table 53. QuadSPI Quad 1.8V SDR 133MHz...continued

| Symbol  | Description                            | Min   | Typ | Max | Unit | Condition | Spec Number |
|---------|----------------------------------------|-------|-----|-----|------|-----------|-------------|
| tOD_CSH | Clock low to CS high <sup>3</sup>      | 6.391 | —   | —   | ns   | —         | —           |
| tDVW    | Input data valid window <sup>1,3</sup> | 4.624 | —   | —   | ns   | —         | —           |

1. Input timing assumes maximum input signal transition of 1ns (20%/80%).
2. fSCK of 133.33MHz is also acceptable.
3. Output timing valid for maximum external load CL = 20 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

#### 14.4.1.4 QuadSPI Octal 1.8V SDR 133MHz

The SRE[2:0]=100 for 33GPIO pads and SRE[2:0]=101 for 3318 pads is the required drive setting to meet the timing.

FLSHCR[TCSS] and FLSHCR[TCSH] should be set to 2.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 54. QuadSPI Octal 1.8V SDR 133MHz

| Symbol   | Description                                 | Min    | Typ | Max   | Unit | Condition                          | Spec Number |
|----------|---------------------------------------------|--------|-----|-------|------|------------------------------------|-------------|
| fSCK     | SCK clock frequency <sup>1,2</sup>          | —      | —   | 133   | MHz  | DLL and Auto-Learning mode enabled | —           |
| tCL_SCK  | SCK clock low time <sup>1,2</sup>           | 3.383  | —   | —     | ns   | —                                  | —           |
| tCH_SCK  | SCK clock high time <sup>1,2</sup>          | 3.383  | —   | —     | ns   | —                                  | —           |
| tOD_DATA | Data output delay (w.r.t. SCK) <sup>2</sup> | -1.594 | —   | 1.594 | ns   | —                                  | —           |
| tOD_CSL  | CS low to clock high <sup>2</sup>           | 6.391  | —   | —     | ns   | —                                  | —           |
| tOD_CSH  | Clock low to CS high <sup>2</sup>           | 6.391  | —   | —     | ns   | —                                  | —           |
| tDVW     | Input data valid window <sup>1</sup>        | 4.609  | —   | —     | ns   | —                                  | —           |

1. Input timing assumes maximum input signal transition of 1ns (20%/80%).
2. Output timing valid for maximum external load CL = 20 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

#### 14.4.1.5 QuadSPI Octal 1.8V DDR 166MHz

The SRE[2:0]=000 for 18FAST, 33GPIO and 3318 pads is the required drive setting to meet the timing.

FLSHCR[TCSS] and FLSHCR[TCSH] should be set to 2.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 55. QuadSPI Octal 1.8V DDR 166MHz

| Symbol   | Description                                 | Min    | Typ | Max   | Unit | Condition                                              | Spec Number |
|----------|---------------------------------------------|--------|-----|-------|------|--------------------------------------------------------|-------------|
| fSCK-DQS | SCK/DQS frequency <sup>1,2</sup>            | —      | —   | 166   | MHz  | fSCK duty cycle distortion is in the range of 45%-55%. | —           |
| tCL_SCK  | SCK low time <sup>1,2</sup>                 | 2.711  | —   | —     | ns   | —                                                      | —           |
| tCH_SCK  | SCK high time <sup>1,2</sup>                | 2.711  | —   | —     | ns   | —                                                      | —           |
| tOD_DATA | Data output delay (w.r.t. SCK) <sup>2</sup> | 0.616  | —   | 2.095 | ns   | —                                                      | —           |
| tOD_CSL  | CS low to clock high <sup>2</sup>           | 5.116  | —   | —     | ns   | —                                                      | —           |
| tOD_CSH  | Clock low to CS high <sup>2</sup>           | 5.116  | —   | —     | ns   | —                                                      | —           |
| tIH_DQS  | Input hold time (w.r.t. DQS) <sup>1</sup>   | 2.105  | —   | —     | ns   | —                                                      | —           |
| tISU_DQS | Input setup time (w.r.t. DQS) <sup>1</sup>  | -0.616 | —   | —     | ns   | —                                                      | —           |

1. Input timing assumes maximum input signal transition of 1 ns (20%/80%). DQS denotes external strobe provided by the Flash.
2. Output timing valid for maximum external load CL = 20 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

#### 14.4.1.6 QuadSPI Octal 1.8V DDR 200MHz

The SRE[2:0]=000 for 18FAST, 33GPIO and 3318 pads is the required drive setting to meet the timing.

FLSHCR[TCSS] and FLSHCR[TCSH] should be set to 2.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 56. QuadSPI Octal 1.8V DDR 200MHz

| Symbol   | Description                                 | Min   | Typ | Max   | Unit | Condition                                              | Spec Number |
|----------|---------------------------------------------|-------|-----|-------|------|--------------------------------------------------------|-------------|
| fSCK-DQS | SCK/DQS frequency <sup>1,2</sup>            | —     | —   | 200   | MHz  | fSCK duty cycle distortion is in the range of 45%-55%. | —           |
| tCL_SCK  | SCK low time <sup>1,2</sup>                 | 2.25  | —   | —     | ns   | —                                                      | —           |
| tCH_SCK  | SCK high time <sup>1,2</sup>                | 2.25  | —   | —     | ns   | —                                                      | —           |
| tOD_DATA | Data output delay (w.r.t. SCK) <sup>2</sup> | 0.616 | —   | 1.634 | ns   | —                                                      | —           |
| tOD_CSL  | CS low to clock high <sup>2</sup>           | 4.266 | —   | —     | ns   | —                                                      | —           |

*Table continues on the next page...*

Table 56. QuadSPI Octal 1.8V DDR 200MHz...continued

| Symbol   | Description                                | Min    | Typ | Max | Unit | Condition | Spec Number |
|----------|--------------------------------------------|--------|-----|-----|------|-----------|-------------|
| tOD_CSH  | Clock low to CS high <sup>2</sup>          | 4.266  | —   | —   | ns   | —         | —           |
| tIH_DQS  | Input hold time (w.r.t. DQS) <sup>1</sup>  | 1.644  | —   | —   | ns   | —         | —           |
| tISU_DQS | Input setup time (w.r.t. DQS) <sup>1</sup> | -0.586 | —   | —   | ns   | —         | —           |

1. Input timing assumes maximum input signal transition of 1 ns (20%/80%). DQS denotes external strobe provided by the Flash.
2. Output timing valid for maximum external load CL = 20 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

#### 14.4.1.7 QuadSPI Quad 3.3V DDR 80MHz

The SRE[2:0]=100 for 33GPIO pads and SRE[2:0]=101 for 3318 pads is the required drive setting to meet the timing.

FLSHCR[TCSS] and FLSHCR[TCSH] should be set to 2.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 57. QuadSPI Quad 3.3V DDR 80MHz

| Symbol   | Description                                 | Min    | Typ | Max   | Unit | Condition | Spec Number |
|----------|---------------------------------------------|--------|-----|-------|------|-----------|-------------|
| fSCK     | SCK clock frequency <sup>1,2</sup>          | —      | —   | 80    | MHz  | —         | —           |
| tCL_SCK  | SCK clock low time <sup>1,2</sup>           | 5.625  | —   | —     | ns   | —         | —           |
| tCH_SCK  | SCK clock high time <sup>1,2</sup>          | 5.625  | —   | —     | ns   | —         | —           |
| tOD_DATA | Data output delay (w.r.t. SCK) <sup>2</sup> | 2.316  | —   | 4.109 | ns   | —         | —           |
| tOD_CSL  | CS low to clock high <sup>2</sup>           | 10.041 | —   | —     | ns   | —         | —           |
| tOD_CSH  | Clock low to CS high <sup>2</sup>           | 10.041 | —   | —     | ns   | —         | —           |
| tDVW     | Input data valid window <sup>1</sup>        | 3.504  | —   | —     | ns   | —         | —           |

1. Input timing assumes maximum input signal transition of 1ns (20%/80%).
2. Output timing valid for maximum external load CL = 20 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

#### 14.4.1.8 QuadSPI Quad 3.3V SDR 133MHz

The SRE[2:0]=100 for 33GPIO pads and SRE[2:0]=101 for 3318 pads is the required drive setting to meet the timing.

FLSHCR[TCSS] and FLSHCR[TCSH] should be set to 2.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 58. QuadSPI Quad 3.3V SDR 133MHz

| Symbol   | Description                                 | Min    | Typ | Max   | Unit | Condition                          | Spec Number |
|----------|---------------------------------------------|--------|-----|-------|------|------------------------------------|-------------|
| fSCK     | SCK clock frequency <sup>1,2,3</sup>        | —      | —   | 133   | MHz  | DLL and Auto-Learning mode enabled | —           |
| tCL_SCK  | SCK clock low time <sup>1</sup>             | 3.383  | —   | —     | ns   | —                                  | —           |
| tCH_SCK  | SCK clock high time <sup>1,2</sup>          | 3.383  | —   | —     | ns   | —                                  | —           |
| tOD_DATA | Data output delay (w.r.t. SCK) <sup>2</sup> | -1.294 | —   | 1.844 | ns   | —                                  | —           |
| tOD_CSL  | CS low to clock high <sup>2</sup>           | 6.391  | —   | —     | ns   | —                                  | —           |
| tOD_CSH  | Clock low to CS high <sup>2</sup>           | 6.391  | —   | —     | ns   | —                                  | —           |
| tDVW     | Input data valid window <sup>1</sup>        | 4.724  | —   | —     | ns   | —                                  | —           |

1. Input timing assumes maximum input signal transition of 1ns (20%/80%).

2. Output timing valid for maximum external load CL = 20 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

3. fSCK of 133.33MHz is also acceptable.

#### 14.4.1.9 QuadSPI Quad 3.3V SDR 50MHz

These specs are preliminary.

The SRE[2:0]=100 for 33GPIO pads and SRE[2:0]=101 for 3318 pads is the required drive setting to meet the timing.

FLSHCR[TCSS] and FLSHCR[TCSH] should be set to 2.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 59. QuadSPI Quad 3.3V SDR 50MHz

| Symbol   | Description                    | Min    | Typ | Max   | Unit | Condition | Spec Number |
|----------|--------------------------------|--------|-----|-------|------|-----------|-------------|
| fSCK     | SCK clock frequency            | —      | —   | 50    | MHz  | —         | —           |
| tCL_SCK  | SCK clock low time             | 9      | —   | —     | ns   | —         | —           |
| tCH_SCK  | SCK clock high time            | 9      | —   | —     | ns   | —         | —           |
| tOD_DATA | Data output delay (w.r.t. SCK) | -1.294 | —   | 1.844 | ns   | —         | —           |
| tOD_CSL  | CS low to clock high           | 12.792 | —   | —     | ns   | —         | —           |
| tOD_CSH  | Clock low to CS high           | 12.792 | —   | —     | ns   | —         | —           |
| tISU_SCK | Input setup time (w.r.t. SCK)  | 1.5    | —   | —     | ns   | —         | —           |

Table continues on the next page...

Table 59. QuadSPI Quad 3.3V SDR 50MHz...continued

| Symbol  | Description                  | Min | Typ | Max | Unit | Condition | Spec Number |
|---------|------------------------------|-----|-----|-----|------|-----------|-------------|
| tIH_SCK | Input hold time (w.r.t. SCK) | 1   | —   | —   | —    | —         | —           |

#### 14.4.1.10 QuadSPI Octal and HyperRAM 3.3V DDR 100MHz

The SRE[2:0]=100 for 33GPIO pads and SRE[2:0]=101 for 3318 pads is the required drive setting to meet the timing.

FLSHCR[TCSS] and FLSHCR[TCSH] should be set to 2.

Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 60. QuadSPI Octal and HyperRAM 3.3V DDR 100MHz

| Symbol   | Description                                 | Min    | Typ | Max   | Unit | Condition                                              | Spec Number |
|----------|---------------------------------------------|--------|-----|-------|------|--------------------------------------------------------|-------------|
| fSCK_DQS | SCK / DQS frequency <sup>1,2</sup>          | —      | —   | 100   | MHz  | fSCK duty cycle distortion is in the range of 45%-55%. | —           |
| tCL_SCK  | SCK low time <sup>1,2</sup>                 | 4.500  | —   | —     | ns   | —                                                      | —           |
| tCH_SCK  | SCK high time <sup>1,2</sup>                | 4.500  | —   | —     | ns   | —                                                      | —           |
| tOD_DATA | Data output delay (w.r.t. SCK) <sup>2</sup> | 1.016  | —   | 3.484 | ns   | —                                                      | —           |
| tOD_CSL  | CS low to clock high <sup>2</sup>           | 8.516  | —   | —     | ns   | —                                                      | —           |
| tOD_CSH  | Clock low to CS high <sup>2</sup>           | 8.516  | —   | —     | ns   | —                                                      | —           |
| tISU_DQS | Input setup time (w.r.t. DQS) <sup>1</sup>  | -0.816 | —   | —     | ns   | —                                                      | —           |
| tIH_DQS  | Input hold time (w.r.t. DQS) <sup>1</sup>   | 3.684  | —   | —     | ns   | —                                                      | —           |

1. Input timing assumes maximum input signal transition of 1 ns (20%/80%). DQS denotes external strobe provided by the Flash.
2. Output timing valid for maximum external load CL = 20 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

#### 14.4.1.11 QuadSPI configurations

The following table shows a subset of the QuadSPI module configurations for different speeds and data rates.

#### NOTE

In [Table 61](#):

- DLLCR represents DLLCRA or DLLCRB, as applicable.
- SMPR[DLLFSMPF] represents SMPR[DLLFSMPFA] or SMPR[DLLFSMPFB], as applicable.






Table 61. QuadSPI configurations

| Characteristic          | QuadSPI_0 side A             | QuadSPI_0 side A and QuadSPI_1 side A |                       |                       |                              | QuadSPI_1 side A             | QuadSPI_1 side B      |
|-------------------------|------------------------------|---------------------------------------|-----------------------|-----------------------|------------------------------|------------------------------|-----------------------|
|                         | 1.8V Octal                   | 1.8V Quad                             | 1.8V Quad             | 1.8V Octal            | 1.8V HyperFlash or HyperRAM  | 1.8V Octal                   | 3.3V Quad             |
|                         | DDR 200 MHz                  | DDR 80 MHz                            | SDR 100 MHz           | SDR 133 MHz           | DDR 166 MHz                  | DDR 166 MHz                  | SDR 50 MHz            |
| DQS mode                | External DQS<br>Edge-aligned | Internal pad loopback                 | Internal pad loopback | Internal pad loopback | External DQS<br>Edge-aligned | External DQS<br>Edge-aligned | Internal pad loopback |
| FLSHCR[TDH]             | 1                            | 1                                     | 0                     | 0                     | 1                            | 1                            | 0                     |
| FLSHCR[TCSH]            | 2                            | 2                                     | 2                     | 2                     | 2                            | 2                            | 2                     |
| FLSHCR[TCSS]            | 2                            | 2                                     | 2                     | 2                     | 2                            | 2                            | 2                     |
| MCR[DLPEN] <sup>1</sup> | 0                            | 1                                     | 1                     | 1                     | 0                            | 0                            | 0                     |
| DLLCR[DLEN]             | 1                            | 1                                     | 1                     | 1                     | 1                            | 1                            | 0                     |
| DLLCR[FREQEN]           | 1                            | 0                                     | 0                     | 0                     | 1                            | 1                            | NA                    |
| DLLCR[DLL_REFCNTR]      | 2                            | 2                                     | 2                     | 2                     | 2                            | 2                            | NA                    |
| DLLCR[DLLRES]           | 8                            | 8                                     | 8                     | 8                     | 8                            | 8                            | NA                    |
| DLLCR[SLV_FINE_OFFSET]  | 0                            | 0                                     | 0                     | 0                     | 0                            | 0                            | 0                     |
| DLLCR[SLV_DLY_OFFSET]   | 0                            | 3                                     | 3                     | 3                     | 0                            | 0                            | 0                     |
| DLLCR[SLV_DLY_COARSE]   | NA                           | NA                                    | NA                    | NA                    | NA                           | NA                           | 0                     |
| DLLCR[SLAVE_AUTO_UPDT]  | 1                            | 1                                     | 1                     | 1                     | 1                            | 1                            | NA                    |
| DLLCR[SLV_EN]           | 1                            | 1                                     | 1                     | 1                     | 1                            | 1                            | 1                     |
| DLLCR[SLV_DLL_BYPASS]   | 0                            | 0                                     | 0                     | 0                     | 0                            | 0                            | 1                     |
| DLLCR[SLV_UPD]          | 1                            | 1                                     | 1                     | 1                     | 1                            | 1                            | 1                     |
| SMPR[DLLFSMPF]          | 4                            | NA                                    | NA                    | NA                    | 4                            | 4                            | 0                     |
| SMPR[FSDLY]             | NA                           | 1                                     | 1                     | 1                     | NA                           | NA                           | 0                     |
| SMPR[FSPHS]             | NA                           | NA                                    | 0                     | 0                     | NA                           | NA                           | 1                     |

1. The settings for MCR[DLPEN], which disable or enable the data learning pattern mechanism, derive from simulations and testing. Users might need to alter these settings depending on delays or other behavior on their board.

#### 14.4.1.12 QuadSPI timing diagrams

This section shows the QuadSPI timing diagrams for all modes supported by the chip. All data is based on a negative-edge data launch from the chip.






Figure 54. DDR with internal pad loopback input timing




Figure 55. DDR edge-aligned DQS input timing

14.4.2 uSDHC

14.4.2.1 uSDHC SD3.0/SDIO3.0/eMMC5.1 DDR

The SRE[2:0]=101 is required drive setting to meet the timing.

Data transitions measured at 35%/65% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 62. uSDHC SD3.0/SDIO3.0/eMMC5.1 DDR

| Symbol | Description                                        | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|----------------------------------------------------|-----|-----|-----|------|-----------|-------------|
| fpp    | Clock frequency (eMMC high speed DDR) <sup>1</sup> | —   | —   | 52  | MHz  | 3.3V/1.8V | SD1         |
| fpp    | Clock frequency (SD/SDIO DDR50) <sup>1</sup>       | —   | —   | 50  | MHz  | 1.8V      | SD1         |


Table continues on the next page...

Table 62. uSDHC SD3.0/SDIO3.0/eMMC5.1 DDR...continued

| Symbol | Description                        | Min  | Typ | Max | Unit | Condition            | Spec Number                                                         |
|--------|------------------------------------|------|-----|-----|------|----------------------|---------------------------------------------------------------------|
| tWL    | Clock low time                     | 8.8  | —   | —   | ns   | —                    | —                                                                   |
| tWH    | Clock high time                    | 8.8  | —   | —   | ns   | —                    | —                                                                   |
| tTLH   | Clock rise time <sup>1,2</sup>     | —    | —   | 0.8 | ns   | —                    | SD9                                                                 |
| tTHL   | Clock fall time <sup>2</sup>       | —    | —   | 0.8 | ns   | —                    | SD10                                                                |
| tOD    | SDHC output delay (output valid)   | 2.7  | —   | 5.6 | ns   | SDHC_CLK to SDHC_DAT | SD2                                                                 |
| tOD    | SDHC output delay (output valid)   | -5.6 | —   | 2.6 | ns   | SDHC_CLK to SDHC_CMD | SD6<br>(See SD3.0/SDIO3.0/eMMC5.1 SDR Mode Interface Timing figure) |
| tISU   | SDHC Input setup time <sup>3</sup> | 1.6  | —   | —   | ns   | SDHC_DAT to SDHC_CLK | SD3                                                                 |
| tISU   | SDHC Input setup time <sup>3</sup> | 4.8  | —   | —   | ns   | SDHC_CMD to SDHC_CLK | SD7<br>(See SD3.0/SDIO3.0/eMMC5.1 SDR Mode Interface Timing figure) |
| tIH    | SDHC Input hold time <sup>3</sup>  | 1.5  | —   | —   | ns   | SDHC_CLK to SDHC_DAT | SD4                                                                 |
| tIH    | SDHC Input hold time <sup>3</sup>  | 1.5  | —   | —   | ns   | SDHC_CLK to SDHC_CMD | SD8<br>(See SD3.0/SDIO3.0/eMMC5.1 SDR Mode Interface Timing figure) |

1. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).
2. The SDHC\_CLK rise/fall time specification applies to the input clock transition required in order to meet the output delay specifications. SDHC\_CLK output transition time is dependent on output load and GPIO pad drive strength. See the GPIO pad specifications for detail.

3. Input signal timing assumes an input signal slew rate of 3ns (20%/80%).



#### 14.4.2.2 uSDHC eMMC5.1 DDR-HS400

The SRE[2:0]=000 is required drive setting to meet the timing.

Data transitions measured at 35%/65% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 63. uSDHC eMMC5.1 DDR-HS400

| Symbol | Description                                         | Min  | Typ | Max  | Unit | Condition            | Spec Number |
|--------|-----------------------------------------------------|------|-----|------|------|----------------------|-------------|
| fPP    | Clock frequency <sup>1</sup>                        | —    | —   | 200  | MHz  | 1.8V                 | SD1         |
| tCL    | Clock low time                                      | 2.2  | —   | —    | ns   | —                    | SD2         |
| tCH    | Clock high time                                     | 2.2  | —   | —    | ns   | —                    | SD3         |
| tTLH   | Clock rise time <sup>1,2</sup>                      | —    | —   | 0.8  | ns   | —                    | SD8         |
| tTHL   | Clock fall time <sup>1,2</sup>                      | —    | —   | 0.8  | ns   | —                    | SD9         |
| tOD1   | Output skew from Edge of Data to SCK <sup>3,1</sup> | 0.65 | —   | —    | ns   | —                    | SD4         |
| tOD2   | Output skew from Edge of SCK to Data <sup>3,1</sup> | 0.65 | —   | —    | ns   | —                    | SD5         |
| tRQ    | Input skew (data) <sup>4</sup>                      | —    | —   | 0.45 | ns   | —                    | SD6         |
| tRQ    | Input skew (CMD) <sup>4,5</sup>                     | —    | —   | 0.45 | ns   | —                    | SD8         |
| tRQH   | Hold skew (data) <sup>4</sup>                       | —    | —   | 0.45 | ns   | —                    | SD7         |
| tRQH   | Hold skew (CMD) <sup>4,5</sup>                      | —    | —   | 0.45 | ns   | —                    | SD9         |
| tOD    | uSDHC Output delay <sup>1</sup>                     | -1.2 | —   | 0.6  | ns   | SDHC_CLK to SDHC_CMD | —           |

1. Output timing valid for maximum external load CL = 15 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).

2. The SDHC\_CLK rise/fall time specification applies to the input clock transition required in order to meet the output delay specifications. SDHC\_CLK output transition time is dependent on output load and GPIO pad drive strength. See the GPIO pad specifications for detail.
3. Board skew margin between CLK and DATA/CMD is considered as +/-50 ps in calculations
4. Input signal timing assumes an input signal slew rate of 1ns (20%/80%).
5. Spec numbers SD6 and SD7 are also applicable for the CMD input timing for HS400 mode in enhanced strobe mode. For HS400 mode without enhanced strobe, CMD input timing is the same as for HS200 mode.




Figure 57. HS400 Mode Interface Timing

#### 14.4.2.3 uSDHC SD3.0/SDIO3.0/eMMC5.1 SDR

The SRE[2:0]=101 is required drive setting to meet the timing.

Data transitions measured at 35%/65% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 64. uSDHC SD3.0/SDIO3.0/eMMC5.1 SDR

| Symbol | Description                                                             | Min | Typ | Max   | Unit | Condition | Spec Number |
|--------|-------------------------------------------------------------------------|-----|-----|-------|------|-----------|-------------|
| fpp    | Clock frequency (SD/SDIO default speed /high speed) <a href="#">1,2</a> | —   | —   | 25/50 | MHz  | 3.3V      | SD1         |
| fpp    | Clock frequency (eMMC legacy SDR /high speed SDR) <a href="#">3,2</a>   | —   | —   | 26/52 | MHz  | 1.8V/3.3V | SD1         |
| fpp    | Clock frequency (SD/SDIO SDR12/ SDR25) <a href="#">1,2</a>              | —   | —   | 25/50 | MHz  | 1.8V      | SD1         |
| fOD    | Clock frequency (SD/SDIO)                                               | 100 | —   | 400   | kHz  | 3.3V      | SD1         |

Table continues on the next page...

Table 64. uSDHC SD3.0/SDIO3.0/eMMC5.1 SDR...continued

| Symbol | Description                                             | Min  | Typ | Max | Unit | Condition                       | Spec Number |
|--------|---------------------------------------------------------|------|-----|-----|------|---------------------------------|-------------|
|        | identification mode) <sup>4,2</sup>                     |      |     |     |      |                                 |             |
| fOD    | Clock frequency (eMMC identification mode) <sup>2</sup> | —    | —   | 400 | kHz  | 1.8V/3.3V                       | SD1         |
| tWL    | Clock low time                                          | 8.8  | —   | —   | ns   | —                               | SD2         |
| tWH    | Clock high time                                         | 8.8  | —   | —   | ns   | —                               | SD3         |
| tTLH   | Clock rise time <sup>2,5</sup>                          | —    | —   | 0.8 | ns   | —                               | SD4         |
| tTHL   | Clock fall time <sup>2,5</sup>                          | —    | —   | 0.8 | ns   | —                               | SD5         |
| tOD    | SDHC output delay (output valid) <sup>2</sup>           | -5.6 | —   | 2.6 | ns   | SDHC_CLK to SDHC_CMD / SDHC_DAT | SD6         |
| tISU   | SDHC Input setup time <sup>6</sup>                      | 4.8  | —   | —   | ns   | SDHC_CMD / SDHC_DAT to SDHC_CLK | SD7         |
| tIH    | SDHC Input hold time <sup>6</sup>                       | 1.5  | —   | —   | ns   | SDHC_CLK to SDHC_CMD / SDHC_DAT | SD8         |

1. In default speed mode for SD/SDIO card, clock frequency can be any value between 0–25 MHz. In high-speed mode, clock frequency can be any value between 0–50 MHz.
2. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).
3. In Legacy speed mode for MMC card, clock frequency can be any value between 0–26 MHz. In high-speed mode, clock frequency can be any value between 0–52 MHz.
4. In SD/SDIO identification mode, card clock must be lower than 400 kHz, voltage ranges from 2.7V to 3.6V.
5. The SDHC\_CLK rise/fall time specification applies to the input clock transition required in order to meet the output delay specifications. SDHC\_CLK output transition time is dependent on output load and GPIO pad drive strength. See the GPIO pad specifications for detail.
6. Input signal timing assumes an input signal slew rate of 3ns (20%/80%).




Figure 58. SD3.0/SDIO3.0/eMMC5.1 SDR Mode Interface Timing

#### 14.4.2.4 uSDHC eMMC5.1 SDR-HS200


The SRE[2:0]=000 is required drive setting to meet the timing.

Data transitions measured at 35%/65% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply.

Table 65. uSDHC eMMC5.1 SDR-HS200

| Symbol | Description                     | Min  | Typ | Max | Unit | Condition                       | Spec Number |
|--------|---------------------------------|------|-----|-----|------|---------------------------------|-------------|
| tCLK   | Clock frequency <sup>1</sup>    | —    | —   | 200 | MHz  | 1.8V                            | SD1         |
| tCL    | Clock low time                  | 2.2  | —   | —   | ns   | —                               | SD2         |
| tCH    | Clock high time                 | 2.2  | —   | —   | ns   | —                               | SD3         |
| tTLH   | Clock rise time <sup>1,2</sup>  | —    | —   | 0.8 | ns   | —                               | SD5         |
| tTHL   | Clock fall time <sup>1,2</sup>  | —    | —   | 0.8 | ns   | —                               | SD6         |
| tOD    | uSDHC output delay <sup>1</sup> | -1.2 | —   | 0.6 | ns   | SDHC_CLK to SDHC_CMD / SDHC_DAT | SD4         |
| tODW   | Input data window <sup>3</sup>  | 2.6  | —   | —   | ns   | SDHC_DAT / SDHC_CMD             | SD8         |

1. Output timing valid for maximum external load CL = 15 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).
2. The SDHC\_CLK rise/fall time specification applies to the input clock transition required in order to meet the output delay specifications. SDHC\_CLK output transition time is dependent on output load and GPIO pad drive strength. See the GPIO pad specifications for detail.
3. Input signal timing assumes an input signal slew rate of 1 ns (20%/80%).



### 14.4.3 DDR

The chip supports the following memory types:

1. LPDDR4 SDRAM compliant to JEDEC209-4B LPDDR4 JEDEC standard release.

#### 14.4.3.1 DDR Common DC Input

The specifications given in the table below represent the common DC input conditions for all DDR interface modes. Unless otherwise specified, all input specifications (both common and DDR standard specific) are measured at the host PHY input pins. Subsequent sections list input parameters for the specific memory interface standards.



Table 66. DDR Common DC Input

| Symbol       | Description                        | Min        | Typ | Max          | Unit | Condition | Spec Number |
|--------------|------------------------------------|------------|-----|--------------|------|-----------|-------------|
| IIZ-BP       | Input leakage current <sup>1</sup> | -50        | —   | 50           | uA   | —         | —           |
| VIH-DC_BPDAT | Input high voltage threshold       | VREF+0.085 | —   | —            | V    | —         | —           |
| VIL-DC_BPDAT | Input low voltage threshold        | —          | —   | vref - 0.085 | V    | —         | —           |

1. Leakage current is measured when the pin is configured to a high-impedance state with all on-die termination disabled. Leakage is valid for any input except for Vref over the range:  $0 \leq V_{IN} \leq V_{DD\_IO\_DDR0}$ . All pins not under test = VSS or VDD\_IO\_DDR0.

#### 14.4.3.2 DDR Common DC Output

Table 67. DDR Common DC Output

| Symbol | Description                                                               | Min   | Typ       | Max   | Unit | Condition | Spec Number |
|--------|---------------------------------------------------------------------------|-------|-----------|-------|------|-----------|-------------|
| ROnPu  | Output driver pull-up impedance: DQ, DQS outputs <sup>1</sup>             | —     | 120,60,40 | —     | Ohm  | —         | —           |
| ROnPd  | Output driver pull-down impedance: DQ, DQS outputs <sup>1</sup>           | —     | 120,60,40 | —     | Ohm  | —         | —           |
| ROnPu  | Output driver pull-up impedance: address, command <sup>1</sup>            | —     | 120,60,40 | —     | Ohm  | —         | —           |
| ROnPd  | Output driver pull-down impedance: address, command <sup>1</sup>          | —     | 120,60,40 | —     | Ohm  | —         | —           |
| ROnPu  | Output driver pull-up impedance: DDR0_RESET_B, CKE outputs <sup>2</sup>   | —     | 18-28     | —     | Ohm  | —         | —           |
| ROnPd  | Output driver pull-down impedance: DDR0_RESET_B, CKE outputs <sup>2</sup> | —     | 18-28     | —     | Ohm  | —         | —           |
| ZN     | Driver impedance calibration resistor                                     | 118.8 | 120       | 121.2 | Ohm  | —         | —           |

1. Calibrated at  $V_{DD\_IO\_DDR0} / 2$ .  
 2. For the DDR0\_RESET\_B pin and CKE pin, the driver is in maximum strength and impedance value is process dependent.

NOTE: Refer to IBIS model for the complete IV curve characteristics.

### 14.4.3.3 LPDDR4 Output Timing

Table 68. LPDDR4 Output Timing

| Symbol        | Description                             | Min  | Typ  | Max | Unit | Condition                     | Spec Number |
|---------------|-----------------------------------------|------|------|-----|------|-------------------------------|-------------|
| tCK(avg)      | Average clock period <sup>1</sup>       | —    | 1.25 | —   | ns   | —                             | —           |
| tDOeye        | Output data eye <sup>2,3,1</sup>        | 0.45 | —    | —   | UI   | —                             | —           |
| tCAOeye       | CA output data eye <sup>4,1</sup>       | 0.55 | —    | —   | UI   | UI=1250ps, LPDDR4             | —           |
| tCAOeye-flash | CA output data eye in flash memory mode | 0.45 | —    | —   | UI   | UI=1250pcs, Flash memory mode | —           |

1. Measurements were done with signals terminated with a 50ohm resistor terminated to VSS, Phy output is calibrated to a drive strength of 40ohms. Slew rate AtxSlewRate was set to 0x1FF (PreDrvMode=1, PreN=F,PreP=F); TxSlewRate was set 0x1FF (PreDrvMode=1, PreN=F, PreP=F).
2. tDOeye is trained to be shifted min 200 ps from DQS edge (tDQS2DQ learning).
3. Tx DQS to MCLK edges are trained to be aligned.
4. Addr/Cmd is centered aligned by training.




Figure 60. LPDDR4 Output Timing

### 14.4.4 Flash KGD

Table 69. Flash KGD

| Symbol      | Description                                                          | Min | Typ | Max | Unit        | Condition                  | Spec Number |
|-------------|----------------------------------------------------------------------|-----|-----|-----|-------------|----------------------------|-------------|
| T_Flash_On  | Flash lifetime power-on duration                                     | 40  | 200 | —   | hours       | —                          | —           |
| Flash Reads | Lifetime reads                                                       | 1M  | —   | —   | array reads | Refers to the read of 16MB | —           |
| DR_100      | Data retention (between 0 and 100 program/erase cycles) <sup>1</sup> | 20  | —   | —   | years       | —                          | —           |
| DR_1000     | Data retention (between 100 and                                      | 5   | —   | —   | years       | —                          | —           |

Table continues on the next page...

Table 69. Flash KGD...continued

| Symbol | Description                             | Min | Typ  | Max | Unit                 | Condition | Spec Number |
|--------|-----------------------------------------|-----|------|-----|----------------------|-----------|-------------|
|        | 1000 program/erase cycles) <sup>1</sup> |     |      |     |                      |           |             |
| E      | Endurance <sup>1</sup>                  | 100 | 1000 | —   | Program/erase cycles | —         | —           |

1. You can use only block erase or chip erase (sector erase is not allowed). It does not support EEPROM emulation as well.

## 14.4.5 AE Flash Memory Specifications

### 14.4.5.1 AE Flash Program Erase

Table 70. AE Flash Program Erase

| Symbol | Description                                       | Min | Typ | Max | Unit | Condition                                | Spec Number |
|--------|---------------------------------------------------|-----|-----|-----|------|------------------------------------------|-------------|
| tdwpgm | Doubleword (64 bits) program time <sup>1,2</sup>  | —   | 43  | —   | us   | 25C                                      | —           |
| tdwpgm | Doubleword (64 bits) program time <sup>1,3</sup>  | —   | —   | 100 | us   | Initial Max, 20C ≤ Ta ≤ 30C              | —           |
| tdwpgm | Doubleword (64 bits) program time <sup>1,3</sup>  | —   | —   | 150 | us   | Initial Max, Full Temp, -40C ≤ Tj ≤ 150C | —           |
| tdwpgm | Doubleword (64 bits) program time <sup>1,4</sup>  | —   | 55  | —   | us   | Typical End of Life, -40C ≤ Tj ≤ 150C    | —           |
| tdwpgm | Doubleword (64 bits) program time <sup>1,5</sup>  | —   | —   | 500 | us   | Lifetime Max, ≤ 250,000 cycles           | —           |
| tppgm  | Page (256 bits) program time <sup>1,5</sup>       | —   | 73  | —   | us   | 25C                                      | —           |
| tppgm  | Page (256 bits) program time <sup>1,3</sup>       | —   | —   | 200 | us   | Initial Max, 20C ≤ Ta ≤ 30C              | —           |
| tppgm  | Page (256 bits) program time <sup>1,3</sup>       | —   | —   | 300 | us   | Initial Max, Full Temp, -40C ≤ Tj ≤ 150C | —           |
| tppgm  | Page (256 bits) program time <sup>1,4</sup>       | —   | 108 | —   | us   | Typical End of Life, -40C ≤ Tj ≤ 150C    | —           |
| tppgm  | Page (256 bits) program time <sup>1,5</sup>       | —   | —   | 500 | us   | Lifetime Max, ≤ 250,000 cycles           | —           |
| tpppgm | Quad-page (1024 bits) program time <sup>1,5</sup> | —   | 268 | —   | us   | 25C                                      | —           |
| tpppgm | Quad-page (1024 bits) program time <sup>1,3</sup> | —   | —   | 800 | us   | Initial Max, 20C ≤ Ta ≤ 30C              | —           |

Table continues on the next page...

Table 70. AE Flash Program Erase...continued

| Symbol  | Description                                       | Min | Typ | Max  | Unit | Condition                                | Spec Number |
|---------|---------------------------------------------------|-----|-----|------|------|------------------------------------------|-------------|
| tpppgm  | Quad-page (1024 bits) program time <sup>1,3</sup> | —   | —   | 1200 | us   | Initial Max, Full Temp, -40C ≤ Tj ≤ 150C | —           |
| tpppgm  | Quad-page (1024 bits) program time <sup>1,4</sup> | —   | 396 | —    | us   | Typical End of Life, -40C ≤ Tj ≤ 150C    | —           |
| tpppgm  | Quad-page (1024 bits) program time <sup>1,5</sup> | —   | —   | 2000 | us   | Lifetime Max, ≤ 250,000 cycles           | —           |
| t16kpgm | 16KB Block program time <sup>1,5</sup>            | —   | 34  | —    | ms   | 25C                                      | —           |
| t16kpgm | 16KB Block program time <sup>1,3</sup>            | —   | —   | 45   | ms   | Initial Max, 20C ≤ Ta ≤ 30C              | —           |
| t16kpgm | 16KB Block program time <sup>1,3</sup>            | —   | —   | 50   | ms   | Initial Max, Full Temp, -40C ≤ Tj ≤ 150C | —           |
| t16kpgm | 16KB Block program time <sup>1,4</sup>            | —   | 40  | —    | ms   | Typical End of Life, -40C ≤ Tj ≤ 150C    | —           |
| t16kpgm | 16KB Block program time <sup>1,5</sup>            | —   | —   | 1000 | ms   | Lifetime Max, ≤ 250,000 cycles           | —           |
| t64kpgm | 64KB Block program time <sup>1,5</sup>            | —   | 138 | —    | ms   | 25C                                      | —           |
| t64kpgm | 64KB Block program time <sup>1,3</sup>            | —   | —   | 180  | ms   | Initial Max, 20C ≤ Ta ≤ 30C              | —           |
| t64kpgm | 64KB Block program time <sup>1,3</sup>            | —   | —   | 210  | ms   | Initial Max, Full Temp, -40C ≤ Tj ≤ 150C | —           |
| t64kpgm | 64KB Block program time <sup>1,4</sup>            | —   | 170 | —    | ms   | Typical End of Life, -40C ≤ Tj ≤ 150C    | —           |
| t64kpgm | 64KB Block program time <sup>1,5</sup>            | —   | —   | 1600 | ms   | Lifetime Max, ≤ 250,000 cycles           | —           |
| t16kers | 16KB Block erase time <sup>1,5</sup>              | —   | 168 | —    | ms   | 25C                                      | —           |
| t16kers | 16KB Block erase time <sup>1,3</sup>              | —   | —   | 290  | ms   | Initial Max, 20C ≤ Ta ≤ 30C              | —           |
| t16kers | 16KB Block erase time <sup>1,3</sup>              | —   | —   | 320  | ms   | Initial Max, Full Temp, -40C ≤ Tj ≤ 150C | —           |
| t16kers | 16KB Block erase time <sup>1,4</sup>              | —   | 250 | —    | ms   | Typical End of Life, -40C ≤ Tj ≤ 150C    | —           |
| t16kers | 16KB Block erase time <sup>1,5</sup>              | —   | —   | 1000 | ms   | Lifetime Max, ≤ 250,000 cycles           | —           |

Table continues on the next page...

Table 70. AE Flash Program Erase...continued

| Symbol  | Description                          | Min | Typ | Max  | Unit | Condition                                | Spec Number |
|---------|--------------------------------------|-----|-----|------|------|------------------------------------------|-------------|
| t64kers | 64KB Block erase time <sup>1,5</sup> | —   | 315 | —    | ms   | 25C                                      | —           |
| t64kers | 64KB Block erase time <sup>1,3</sup> | —   | —   | 490  | ms   | Initial Max, 20C ≤ Ta ≤ 30C              | —           |
| t64kers | 64KB Block erase time <sup>1,3</sup> | —   | —   | 590  | ms   | Initial Max, Full Temp, -40C ≤ Tj ≤ 150C | —           |
| t64kers | 64KB Block erase time <sup>1,4</sup> | —   | 420 | —    | ms   | Typical End of Life, -40C ≤ Tj ≤ 150C    | —           |
| t64kers | 64KB Block erase time <sup>1,5</sup> | —   | —   | 1600 | ms   | Lifetime Max, ≤ 250,000 cycles           | —           |

1. Program times are actual hardware programming times and do not include software overhead. Block program times assume quad-page programming. Factory fast block program times assume factory fast quad-page programming.
2. Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. Typical program and erase times may be used for throughput calculations.
3. Plant Programming times provide guidance for timeout limits used in the factory.
4. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations.
5. Conditions: -40°C ≤ Tj ≤ 150°C, full spec voltage.

#### 14.4.5.2 AE Flash Array

Table 71. AE Flash Array

| Symbol    | Description                                                               | Min    | Typ | Max                    | Unit | Condition | Spec Number |
|-----------|---------------------------------------------------------------------------|--------|-----|------------------------|------|-----------|-------------|
| tai16kseq | Array integrity time for sequential sequence on 16KB block <sup>1,2</sup> | —      | —   | 512 x Tperiod x Nread  | —    | —         | —           |
| tai64kseq | Array integrity time for sequential sequence on 64KB block <sup>1,2</sup> | —      | —   | 2048 x Tperiod x Nread | —    | —         | —           |
| tmr16kseq | Margin Read time for sequential sequence on 16KB block <sup>1,2</sup>     | 73.81  | —   | 110.7                  | us   | —         | —           |
| tmr64kseq | Margin Read time for sequential sequence on 64KB block <sup>1,2</sup>     | 237.65 | —   | 356.5                  | us   | —         | —           |

1. Array integrity times must be calculated and depend on system frequency and number of clocks per read. The equation presented requires Tperiod (which is the unit accurate period--thus for 200 MHz, Tperiod would equal 5e-9) and Nread (which is the number of clocks required for read, including pipeline contribution--thus for a read setup that requires 6 clocks to read with no pipeline, Nread would equal 6. For a read setup that requires 6 clocks to read and has the address pipeline set to 2, Nread would equal 6-2, or 4).
2. The units for array integrity are determined by the period of the system clock. If unit accurate period is used in the equation, the results of the equation are also unit accurate.

## 14.4.5.3 AE Flash Module Life

Table 72. AE Flash Module Life

| Symbol         | Description                                                     | Min    | Typ    | Max | Unit       | Condition                                            | Spec Number |
|----------------|-----------------------------------------------------------------|--------|--------|-----|------------|------------------------------------------------------|-------------|
| P/E Cycles     | Number program/erase cycles per block (16KB, 32KB, 64KB blocks) | 250000 | —      | —   | P/E Cycles | -40C < Tj < 150C                                     | —           |
| P/E Cycles     | Number program/erase cycles per block (256KB blocks)            | 1000   | 250000 | —   | P/E Cycles | -40C < Tj < 150C                                     | —           |
| Data Retention | Minimum data retention                                          | 50     | —      | —   | Years      | Blocks with 0 - 1000 P/E cycles, -40C < Tj < 150C    | —           |
| Data Retention | Minimum data retention                                          | 20     | —      | —   | Years      | Blocks with 0 - 100,000 P/E cycles, -40C < Tj < 150C | —           |
| Data Retention | Minimum data retention                                          | 10     | —      | —   | Years      | Blocks with 0 - 250,000 P/E cycles, -40C < Tj < 150C | —           |




Figure 61. Flash Module Life

## 14.4.5.4 AE Flash AC Timing

Table 73. AE Flash AC Timing

| Symbol | Description                                                         | Min | Typ                             | Max                              | Unit | Condition | Spec Number |
|--------|---------------------------------------------------------------------|-----|---------------------------------|----------------------------------|------|-----------|-------------|
| tpsus  | Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1 | —   | 9.5 + 4<br>sys clock<br>periods | 11.5 + 4<br>sys clock<br>periods | us   | —         | —           |

Table continues on the next page...

Table 73. AE Flash AC Timing...continued

| Symbol   | Description                                                                                                                                                                                                                  | Min                            | Typ                            | Max                              | Unit | Condition | Spec Number |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|--------------------------------|----------------------------------|------|-----------|-------------|
| tesus    | Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1                                                                                                                                                          | —                              | 16 + 4<br>sys clock<br>periods | 20.8 + 4<br>sys clock<br>periods | us   | —         | —           |
| tres     | Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low                                                                                                                                                 | —                              | —                              | 100                              | ns   | —         | —           |
| tdone    | Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared                                                                                                                  | —                              | —                              | 5                                | ns   | —         | —           |
| tdones   | Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1                                                                                                                 | —                              | 16 + 4<br>sys clock<br>periods | 20.8 + 4<br>sys clock<br>periods | us   | —         | —           |
| tdrcv    | Time to recover once exiting low power mode                                                                                                                                                                                  | 16 + 7<br>sys clock<br>periods | —                              | 45 + 7<br>sys clock<br>periods   | us   | —         | —           |
| taistart | Time from 0 to 1 transition of UT0-AIE initiating a Margin Read or Array Integrity until the UT0-AID bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing AISUS or clearing NAIBP | —                              | —                              | 5                                | ns   | —         | —           |
| taistop  | Time from 1 to 0 transition of UT0-AIE initiating an Array Integrity abort until the UT0-AID bit is set. This time also applies to the UT0-                                                                                  | —                              | —                              | 80 + 16<br>sys clock<br>periods  | ns   | —         | —           |

Table continues on the next page...

Table 73. AE Flash AC Timing...continued

| Symbol  | Description                                                                                                                                                                                                   | Min                               | Typ | Max                               | Unit | Condition | Spec Number |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|-----|-----------------------------------|------|-----------|-------------|
|         | AISUS to UT0-AID setting in the event of a Array Integrity suspend request.                                                                                                                                   |                                   |     |                                   |      |           |             |
| tmrstop | Time from 1 to 0 transition of UT0-AIE initiating a Margin Read abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Margin Read suspend request. | 10.36 + 4<br>sys clock<br>periods | —   | 20.42 + 4<br>sys clock<br>periods | us   | —         | —           |

#### 14.4.5.5 AE Flash Read Latency

Table 74. AE Flash Read Latency

| Symbol | Description                                                               | Min | Typ | Max   | Unit   | Condition                           | Spec Number |
|--------|---------------------------------------------------------------------------|-----|-----|-------|--------|-------------------------------------|-------------|
| —      | Flash read latency on line buffer miss (initial beat) <sup>1</sup>        | —   | —   | 8.5/9 | cycles | RWSC = 4, APC = 1, fSYS_AE = 160MHz | —           |
| —      | Flash read latency on line buffer hit (initial beat) <sup>1</sup>         | —   | —   | 3.5/4 | cycles | RWSC = 4, APC = 1, fSYS_AE = 160MHz | —           |
| —      | Flash read latency for subsequent beats of a cache line fill <sup>1</sup> | —   | —   | 1     | cycles | RWSC = 4, APC = 1, fSYS_AE = 160MHz | —           |

1. Cycle is defined as one cycle of the f SYS\_AE clock.

## 14.5 Analog Modules

### 14.5.1 Temperature Monitoring Unit (TMU)

The table below gives the specification for the Temperature Monitoring Unit (TMU). Specifications apply to all remote temperature sensors connected to the TMU on the device.

Table 75. Temperature Monitoring Unit (TMU)

| Symbol | Description                               | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|-------------------------------------------|-----|-----|-----|------|-----------|-------------|
| TRANGE | Temperature monitoring range <sup>1</sup> | -45 | —   | 155 | C    | —         | —           |

Table continues on the next page...



Table 75. Temperature Monitoring Unit (TMU)...continued

| Symbol | Description              | Min | Typ | Max | Unit | Condition             | Spec Number |
|--------|--------------------------|-----|-----|-----|------|-----------------------|-------------|
| TERR   | Temperature sensor error | -8  | —   | 8   | C    | TRANGE = -40C to 99C  | —           |
| TERR   | Temperature sensor error | -5  | —   | 5   | C    | TRANGE = 100C to 144C | —           |
| TERR   | Temperature sensor error | -3  | —   | 3   | C    | TRANGE = 145C to 150C | —           |

1. Accuracy outside of operating range (-40 to 150) is not guaranteed.

## 14.5.2 SAR ADC

ADC performance specifications are only guaranteed when the injection current limits in the operating conditions table of this electrical specification are met.

Although functionally supported on devices with 2 ADCs, ADC performance specifications are not guaranteed for shared channels between the 2 ADCs if the input channel is sampled or converted simultaneously by both ADCs. For best performance in this case, the external capacitance at the input pin and reference pin should be maximized.

Table 76. SAR ADC

| Symbol    | Description                                     | Min     | Typ | Max     | Unit | Condition                                 | Spec Number |
|-----------|-------------------------------------------------|---------|-----|---------|------|-------------------------------------------|-------------|
| VAD_INPUT | ADC Input Voltage <sup>1</sup>                  | VSS_ADC | —   | VDD_ANA | V    | on or off channels                        | —           |
| fAD_CK    | ADC Clock Frequency                             | 20      | —   | 80      | MHz  | —                                         | —           |
| tSAMPLE   | ADC Input Sampling Time <sup>2</sup>            | 275     | —   | —       | ns   | —                                         | —           |
| tCONV     | ADC Total Conversion Time <sup>3</sup>          | 1       | —   | —       | us   | —                                         | —           |
| tRECOVERY | ADC Initialization Time from power-down         | —       | —   | 1       | us   | —                                         | —           |
| CAD_INPUT | ADC Input Capacitance                           | —       | —   | 6.5     | pF   | ADC component plus pad capacitance (~2pF) | —           |
| RAD_INPUT | ADC Input Series Resistance                     | —       | —   | 1.25    | kΩ   | —                                         | —           |
| OFS       | ADC Offset Error <sup>4</sup>                   | -6      | —   | 6       | LSB  | after calibration                         | —           |
| GNE       | ADC Gain Error (full scale) <sup>4</sup>        | -6      | —   | 6       | LSB  | after calibration                         | —           |
| DNL       | ADC Differential Non-linearity <sup>4,5,6</sup> | -1      | —   | 2       | LSB  | after calibration                         | —           |

Table continues on the next page...

Table 76. SAR ADC...continued


| Symbol  | Description                               | Min  | Typ | Max | Unit | Condition                                                                                                                                  | Spec Number |
|---------|-------------------------------------------|------|-----|-----|------|--------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| INL     | ADC Integral Non-linearity <sup>4,5</sup> | -3   | —   | 3   | LSB  | after calibration                                                                                                                          | —           |
| TUE     | ADC Total Unadjusted Error <sup>4,5</sup> | -8   | —   | 8   | LSB  | after calibration                                                                                                                          | —           |
| SNR     | Signal-to-Noise Ratio <sup>4</sup>        | —    | 65  | —   | dBFS | input signal frequency <= 50KHz                                                                                                            | —           |
| THD     | Total Harmonic Distortion <sup>4</sup>    | —    | 72  | —   | dBFS | Input signal frequency <= 50KHz.                                                                                                           | —           |
| IAD_LKG | ADC Input Leakage Current <sup>7</sup>    | -1   | —   | 1   | uA   | TJ = 150C, Dedicated input channel, channel selection switch open<br>Min @ VAD_INPUT = 0V Max @ VAD_INPUT = VREH_ADC                       | —           |
| IAD_LKG | ADC Input Leakage Current <sup>7</sup>    | -2   | —   | 2   | uA   | TJ = 150C, Shared channel, channel selection switch open<br>Min @ VAD_INPUT = 0V Max @ VAD_INPUT = VREH_ADC                                | —           |
| IAD_LKG | ADC Input Leakage Current                 | -90  | —   | 90  | nA   | TJ = 150C, Dedicated input channel, channel selection switch open<br>Min @ VAD_INPUT = 5% * VREFH_ADC<br>Max @ VAD_INPUT = 95% * VREFH_ADC | —           |
| IAD_LKG | ADC Input Leakage Current                 | -170 | —   | 170 | nA   | TJ = 150C, Shared channel, channel selection switch open<br>Min @ VAD_INPUT = 5% * VREFH_ADC<br>Max @ VAD_INPUT = 95% * VREFH_ADC          | —           |
| CP1     | ADC input pin capacitance 1               | —    | —   | 2   | pF   | —                                                                                                                                          | —           |
| CP2     | ADC input pin capacitance 2               | —    | —   | 0.5 | pF   | —                                                                                                                                          | —           |
| CS      | ADC input sampling capacitance            | —    | —   | 4   | pF   | —                                                                                                                                          | —           |
| RSW1    | Internal resistance of analog source      | —    | —   | 600 | ohm  | —                                                                                                                                          | —           |


Table continues on the next page...

Table 76. SAR ADC...continued

| Symbol | Description                          | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|--------------------------------------|-----|-----|-----|------|-----------|-------------|
| RAD    | Internal resistance of analog source | —   | —   | 150 | ohm  | —         | —           |

1. The reduced limits for VAD\_INPUT in this table are recommended for normal operation.
2. During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>sample</sub>. After the end of the sample time t<sub>sample</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>sample</sub> depend on programming.
3. 1MSPS is the ADC output rate and includes both sampling and analog to digital conversion.
4. ADC performance specifications are guaranteed when calibration uses maximum averaging i.e. when AVGEN = 1 and NRSMPL = 3.
5. This specification is taken with averaging through post process ADC data.
6. During calibration, the ADC determines its (positive or negative) offset value and stores the result in an internal register. During each conversion, the offset value is subtracted from the raw result to compensate the individual ADC offset. Since the ADC cannot generate negative numbers, a negative calibration offset results in a minimum output code between 0 and 6. A positive calibration offset does not impact the max. code output of 4095. Calibration fails if it determines an offset larger than +/- 6 LSB.
7. The maximum and minimum leakage current values are reached when VAD\_INPUT = VREFH\_ADC and VAD\_INPUT = 0, respectively.





### 14.5.3 AE SAR ADC

Table 77. AE SAR ADC

| Symbol    | Description                                                    | Min           | Typ | Max           | Unit     | Condition           | Spec Number |
|-----------|----------------------------------------------------------------|---------------|-----|---------------|----------|---------------------|-------------|
| VAD_INPUT | ADC Input Voltage <sup>1,2</sup>                               | $SAR\_V_{RL}$ | —   | $SAR\_V_{RH}$ | V        | on or off channels  | —           |
| fAD_CK    | ADC Clock Frequency <sup>1</sup>                               | 20            | —   | 80            | MHz      | —                   | —           |
| fSAMPLE   | ADC Input Sampling Frequency <sup>1,3</sup>                    | —             | —   | 993           | KHz      | —                   | —           |
| tSAMPLE   | ADC Sample Time <sup>1</sup>                                   | 275           | —   | —             | ns       | 12-bit resolution   | —           |
| tCONV     | ADC Conversion Time <sup>1,4</sup>                             | 662.5         | —   | —             | ns       | —                   | —           |
| Cs        | ADC Input Sampling Capacitance <sup>1</sup>                    | —             | 3.8 | 6.5           | pF       | ADC component only. | —           |
| Cp1       | ADC Input Pad 1 Capacitance <sup>1</sup>                       | —             | —   | 2             | pF       | —                   | —           |
| Cp2       | ADC Input Pad 2 Capacitance <sup>1</sup>                       | —             | —   | 0.6           | pF       | —                   | —           |
| RAD_INPUT | ADC Input Internal Series Resistance (RSW1 + RAD) <sup>1</sup> | —             | —   | 1350          | $\Omega$ | 4.5V <= VRH <= 5.5V | —           |
| RAD_INPUT | ADC Input Internal Series Resistance (RSW1 + RAD) <sup>1</sup> | —             | —   | 1850          | $\Omega$ | 3.0V <= VRH <= 3.6V | —           |
| OFS       | ADC Offset Error <sup>1</sup>                                  | -4            | —   | 4             | LSB      | after calibration   | —           |

Table continues on the next page...

Table 77. AE SAR ADC...continued

| Symbol  | Description                                   | Min  | Typ | Max | Unit | Condition                                                                 | Spec Number |
|---------|-----------------------------------------------|------|-----|-----|------|---------------------------------------------------------------------------|-------------|
| GNE     | ADC Gain Error (full scale) <sup>1</sup>      | -4   | —   | 4   | LSB  | after calibration                                                         | —           |
| DNL     | ADC Differential Non-linearity <sup>1,5</sup> | -1   | —   | 2   | LSB  | after calibration                                                         | —           |
| INL     | ADC Integral Non-linearity <sup>1</sup>       | -2   | —   | 2   | LSB  | after calibration                                                         | —           |
| TUE     | ADC Total Unadjusted Error <sup>1</sup>       | -6   | —   | 6   | LSB  | after calibration, no current injection on an adjacent pin                | —           |
| SNR     | Signal-to-Noise Ratio <sup>1,6</sup>          | 67   | —   | —   | dBFS | Input signal frequency <= 125KHz, VRH = 5.0V                              | —           |
| THD     | Total Harmonic Distortion <sup>1,6</sup>      | —    | —   | -65 | dBFS | Input signal frequency <= 125KHz, VRH >= 4.5V                             | —           |
| THD     | Total Harmonic Distortion <sup>1,6</sup>      | —    | —   | -63 | dBFS | 50KHz < Input signal frequency < 125KHz, VRH <= 4.5V                      | —           |
| SINAD   | Signal-to-Noise and Distortion <sup>1,6</sup> | 65   | —   | —   | dBFS | Input signal frequency <= 125KHz, VRH >= 4.5V                             | —           |
| SINAD   | Signal-to-Noise and Distortion <sup>1,6</sup> | 62.5 | —   | —   | dBFS | 50KHz < Input signal frequency < 125KHz, VRH <= 4.5V                      | —           |
| IAD_LKG | ADC Input Leakage Current <sup>1</sup>        | —    | —   | 100 | nA   | VAD_INPUT <= VREFH - 150mV TJ = 150C Dedicated input channel, channel OFF | —           |
| IAD_LKG | ADC Input Leakage Current <sup>1</sup>        | —    | —   | 250 | nA   | VAD_INPUT <= VREFH - 150mV TJ = 150C Shared channel, channel OFF          | —           |

1. ADC performance specifications are guaranteed without injection current on the input pin. Injection current limits and lifetime durations are given in the Absolute Maximum Ratings section.
2. The ADC is fully functional with Vin from VREFL to VREFH, but performance specifications are only guaranteed within 150mV of each rail.
3. During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>sample</sub>. After the end of the sample time t<sub>sample</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>sample</sub> depend on programming.
4. Total conversion time is the sum of the sample time t<sub>SAMPLE</sub> and the conversion time t<sub>CONV</sub>.
5. No missing codes. During calibration, the ADC will determine the its offset value and store the result in an internal OCV register as a signed value in 15bit resolution notation. During each conversion, the OCV value will be subtracted from the raw result to compensate the individual ADC offset. Since the ADC analog module cannot generate negative numbers, a negative OCV value of 0xFFFF8 or greater will cause that code 0 will never be the final ADC result.

6. If multiple ADCs are running in parallel, the same frequency must be used for  $f_{AD\_CK}$  for all ADCs. If the clocks are not synchronized, then a 12dB degradation in performance may be observed.




Figure 64.




Figure 65.

# 14.6 Motor Control

## 14.6.1 LCU

Table 78. LCU

| Symbol | Description                           | Min | Typ | Max | Unit     | Condition | Spec Number |
|--------|---------------------------------------|-----|-----|-----|----------|-----------|-------------|
| tMIPW  | LCU input pulse width <sup>1</sup>    | 4   | —   | —   | tPER_CLK | —         | —           |
| tMOPW  | LCU output pulse width <sup>1,2</sup> | 1   | —   | —   | tPER_CLK | —         | —           |

1. tPER\_CLK is the period of the peripheral clock (PER\_CLK) on the device.
2. Actual output pulse may be larger when considering a slow transitioning output.




Figure 66. LCU timing

## 14.6.2 SINC timing

Table 79. SINC timing

| Symbol | Description                              | Min  | Typ | Max | Unit | Condition                                               | Spec Number |
|--------|------------------------------------------|------|-----|-----|------|---------------------------------------------------------|-------------|
| MCLK   | External modulator clock frequency       | 0.02 | —   | 33  | MHz  | —                                                       | —           |
| MMCLK  | Manchester Modulator clock frequency     | —    | —   | 22  | MHz  | Clock recovered internally using External Modulator bit | —           |
| TS1    | Setup time from data valid to clock high | 2    | —   | —   | ns   | —                                                       | —           |
| TH1    | Hold time from clock high to data valid  | 2    | —   | —   | ns   | —                                                       | —           |
| TS2    | Setup time from data valid to clock low  | 2    | —   | —   | ns   | —                                                       | —           |
| TH2    | Hold time from clock low to data valid   | 2    | —   | —   | ns   | —                                                       | —           |

Table continues on the next page...

Table 79. SINC timing...continued

| Symbol | Description                              | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|------------------------------------------|-----|-----|-----|------|-----------|-------------|
| TS3    | Setup time from data valid to clock high | 2   | —   | —   | ns   | —         | —           |
| TH3    | Hold time from clock high to data valid  | 2   | —   | —   | ns   | —         | —           |
| TS4    | Setup time from data valid to clock low  | 2   | —   | —   | ns   | —         | —           |
| TH4    | Hold time from clock low to data valid   | 2   | —   | —   | ns   | —         | —           |




Figure 67. SINC timing

## 14.7 Digital NanoEdge timing

Table 80. Digital NanoEdge timing

| Symbol          | Description                                             | Min | Typ        | Max | Unit | Condition | Spec Number |
|-----------------|---------------------------------------------------------|-----|------------|-----|------|-----------|-------------|
| tHRESPWM_CHOFS  | Relative output delay between any channel <sup>1</sup>  | —   | —          | 10  | ns   | —         | —           |
| tHRESPWM_PAIOFS | Relative output delay within channel pairs <sup>1</sup> | —   | —          | 2   | ns   | —         | —           |
| tHRESPWM_RES    | PWM delay resolution                                    | 617 | 1/fHRESPWM | —   | ps   | —         | —           |

1. Corresponding pad configurations must be identical (e.g. slew rate, load, ...)



# 14.8 Glitch Filter

Table 81. Glitch Filter

| Symbol  | Description                                                      | Min | Typ | Max | Unit | Condition | Spec Number |
|---------|------------------------------------------------------------------|-----|-----|-----|------|-----------|-------------|
| TFILT   | Glitch filter max filtered pulse width <a href="#">1,2,3,4</a>   | —   | —   | 17  | ns   | —         | —           |
| TUNFILT | Glitch filter min unfiltered pulse width <a href="#">1,5,3,4</a> | 400 | —   | —   | ns   | —         | —           |

1. An input signal pulse is defined by the duration between the input signal's crossing of a  $V_{il}/V_{ih}$  threshold voltage level, and the next crossing of the opposite level.
2. Pulses shorter than defined by the maximum value are guaranteed to be filtered (not passed).
3. Pulses in between the max filtered and min unfiltered may or may not be passed through.
4. See the device reference manual for which package pins include glitch filters on the pin input.
5. Pulses larger than defined by the minimum value are guaranteed to not be filtered (passed).

# 14.9 IRQ

The following table gives the input specifications for the external interrupt pins.

tCYC refers to FIRC\_CLK.

For the AE subsystem, tCYC refers to FIRC\_AE\_CLK.

Table 82. IRQ

| Symbol | Description          | Min | Typ | Max | Unit | Condition  | Spec Number |
|--------|----------------------|-----|-----|-----|------|------------|-------------|
| tIPWL  | IRQ pulse width low  | 4   | —   | —   | tCYC | MAXCNT = 3 | 1           |
| tIPWH  | IRQ pulse width high | 4   | —   | —   | tCYC | MAXCNT = 3 | 2           |




Figure 68. External Interrupt Timing (IRQ)

# 14.10 Debug

## 14.10.1 JTAG Boundary Scan

The following table gives the JTAG specifications in boundary scan mode.

The SRE[2:0]=100 is required drive setting to meet the timing.

Table 83. JTAG Boundary Scan

| Symbol       | Description                                                           | Min | Typ | Max  | Unit | Condition | Spec Number |
|--------------|-----------------------------------------------------------------------|-----|-----|------|------|-----------|-------------|
| tJCYC        | TCK cycle time <sup>1,2,3</sup>                                       | 100 | —   | —    | ns   | —         | 1           |
| tJDC         | TCK clock pulse width <sup>1,3</sup>                                  | 45  | —   | 55   | %    | —         | 2           |
| tTCKRISE     | TCK rise/fall time <sup>1,4</sup>                                     | —   | —   | 3    | ns   | —         | 3           |
| tTMSS, tTDIS | TMS, TDI data setup time <sup>1,5</sup>                               | 5   | —   | —    | ns   | —         | 4           |
| tTMSH, tTDIH | TMS, TDI data hold time <sup>1,5</sup>                                | 5   | —   | —    | ns   | —         | 5           |
| tTDOV        | TCK low to TDO data valid <sup>1,6,7</sup>                            | —   | —   | 17.5 | ns   | —         | 6           |
| tTDOI        | TCK low to TDO data invalid <sup>1,7</sup>                            | 0   | —   | —    | ns   | —         | 7           |
| tTDOHZ       | TCK low to TDO high impedance <sup>1,7</sup>                          | —   | —   | 17.5 | ns   | —         | 8           |
| tJCMPPW      | JCOMP assertion time <sup>1</sup>                                     | 100 | —   | —    | ns   | —         | 9           |
| tJCMPs       | JCOMP setup time to TCK high <sup>1</sup>                             | 40  | —   | —    | ns   | —         | 10          |
| tBSDV        | TCK falling edge to output valid <sup>1,7,8</sup>                     | —   | —   | 600  | ns   | —         | 11          |
| tBSDVZ       | TCK falling edge to output valid out of high impedance <sup>1,7</sup> | —   | —   | 600  | ns   | —         | 12          |
| tBSDVHZ      | TCK falling edge to output high impedance <sup>1,7</sup>              | —   | —   | 600  | ns   | —         | 13          |
| tBSDST       | Boundary scan input valid to TCK rising edge <sup>1</sup>             | 15  | —   | —    | ns   | —         | 14          |
| tBSDHT       | TCK rising edge to boundary scan input invalid <sup>1</sup>           | 15  | —   | —    | ns   | —         | 15          |

1. These specifications apply to JTAG boundary scan mode only.
2. JTAG port interface speed only. Does not apply to boundary scan timing.
3. TCK pin must have an external pull down.
4. The TCK rise/fall time specification applies to the input clock transition required in order to meet the TDO output specifications that are relative to TCK.
5. Input timing assumes an input signal slew rate of 3ns (20%/80%).
6. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
7. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).
8. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.




Figure 69. JTAG TCK Input Timing




Figure 70. JTAG Test Access Port Timing




Figure 71. JCOMP Timing




Figure 72. Boundary Scan Timing

#### 14.10.2 AE JTAG boundary scan

The following table gives the JTAG specifications in boundary scan mode for AE subsystem.

The SRE[2:0]=100 is required drive setting to meet the timing.

Table 84. AE JTAG boundary scan

| Symbol       | Description                                       | Min | Typ | Max  | Unit | Condition | Spec Number |
|--------------|---------------------------------------------------|-----|-----|------|------|-----------|-------------|
| tJCYC        | TCK cycle time <a href="#">1,2,3</a>              | 100 | —   | —    | ns   | —         | —           |
| tJDC         | TCK clock pulse width <a href="#">1,3</a>         | 45  | —   | 55   | %    | —         | —           |
| tTCKRISE     | TCK rise/fall time <a href="#">1,4</a>            | —   | —   | 3    | ns   | —         | —           |
| tTMSS, tTDIS | TMS, TDI data setup time <a href="#">1,5</a>      | 5   | —   | —    | ns   | —         | —           |
| tTMSH, tTDIH | TMS, TDI data hold time <a href="#">1,5</a>       | 5   | —   | —    | ns   | —         | —           |
| tTDOV        | TCK low to TDO data valid <a href="#">1,6,7</a>   | —   | —   | 41.5 | ns   | —         | —           |
| tTDOI        | TCK low to TDO data invalid <a href="#">1,7</a>   | 0   | —   | —    | ns   | —         | —           |
| tTDOHZ       | TCK low to TDO high impedance <a href="#">1,7</a> | —   | —   | 41.5 | ns   | —         | —           |
| tJCMPPW      | JCOMP assertion time <a href="#">1</a>            | 100 | —   | —    | ns   | —         | —           |

Table continues on the next page...

Table 84. AE JTAG boundary scan...continued

| Symbol  | Description                                                           | Min | Typ | Max | Unit | Condition | Spec Number |
|---------|-----------------------------------------------------------------------|-----|-----|-----|------|-----------|-------------|
| tJCMP5  | JCOMP setup time to TCK high <sup>1</sup>                             | 40  | —   | —   | ns   | —         | —           |
| tBSDV   | TCK falling edge to output valid <sup>1,7,8</sup>                     | —   | —   | 600 | ns   | —         | —           |
| tBSDVZ  | TCK falling edge to output valid out of high impedance <sup>1,7</sup> | —   | —   | 600 | ns   | —         | —           |
| tBSDVHZ | TCK falling edge to output high impedance <sup>1,7</sup>              | —   | —   | 600 | ns   | —         | —           |
| tBSDST  | Boundary scan input valid to TCK rising edge <sup>1</sup>             | 15  | —   | —   | ns   | —         | —           |
| tBSDHT  | TCK rising edge to boundary scan input invalid <sup>1</sup>           | 15  | —   | —   | ns   | —         | —           |

1. These specifications apply to JTAG boundary scan mode only.
2. JTAG port interface speed only. Does not apply to boundary scan timing.
3. TCK pin must have external pull down.
4. The TCK rise/fall time specification applies to the input clock transition required in order to meet the TDO output specifications that are relative to TCK.
5. Input timing assumes an input signal slew rate of 3ns (20%/80%).
6. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
7. Output timing valid for maximum external load CL = 25pF, which is assumed to be a 10pF load at the end of a 50Ohm, un-terminated, 5 inch microstrip trace on standard FR4 (1.5pF/inch), (25pF total with margin). For best signal integrity, the series resistance of the transmission line should be matched closely to the selected RDSON of the I/O pad output driver.
8. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.

For respective timing diagrams, see section "JTAG Boundary Scan".

### 14.10.3 JTAG Debug Interface Timing

The following table gives the JTAG specifications in debug interface mode.

Table 85. JTAG Debug Interface Timing

| Symbol | Description                                                                    | Min | Typ | Max | Unit | Condition | Spec Number |
|--------|--------------------------------------------------------------------------------|-----|-----|-----|------|-----------|-------------|
| tTCYC  | Absolute minimum TCK cycle time (TDO sampled on posedge of TCK) <sup>1,2</sup> | 50  | —   | —   | ns   | —         | —           |
| tTCYC  | Absolute minimum TCK cycle time (TDO sampled on negedge of TCK) <sup>1,2</sup> | 25  | —   | —   | ns   | —         | —           |

Table continues on the next page...

Table 85. JTAG Debug Interface Timing...continued

| Symbol | Description                                                    | Min | Typ | Max  | Unit | Condition | Spec Number |
|--------|----------------------------------------------------------------|-----|-----|------|------|-----------|-------------|
| tJDC   | TCK clock pulse width                                          | 45  | —   | 55   | %    | —         | —           |
| tNTDIS | TDI data setup time <sup>3</sup>                               | 5   | —   | —    | ns   | —         | 11          |
| tNTDIH | TDI data hold time <sup>3</sup>                                | 5   | —   | —    | ns   | —         | 12          |
| tNTMSS | TMS data setup time                                            | 5   | —   | —    | ns   | —         | 13          |
| tNTMSH | TMS data hold time                                             | 5   | —   | —    | ns   | —         | 14          |
| tNTDOD | TDO propagation delay from falling edge of TCK <sup>4,5</sup>  | —   | —   | 17.5 | ns   | —         | 15          |
| tNTDOH | TDO hold time with respect to falling edge of TCK <sup>5</sup> | 1   | —   | —    | ns   | —         | 16          |
| tTDOHZ | TCK low to TDO high impedance <sup>5</sup>                     | —   | —   | 17.5 | ns   | —         | —           |

1. Maximum frequency for TCK is limited to 6MHz during BOOTROM startup of the device, when the system clock is the trimmed 48MHz FIRC.
2. TCK pin must have external pull down.
3. Input timing assumes an input signal slew rate of 3ns (20%/80%).
4. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
5. Output timing valid for maximum external load CL = 25 pF (includes PCB trace, package trace (around 1-2pF) and flash input load).




Figure 73. JTAG debug Interface Timing

### 14.10.4 SWD electrical specifications

The following table gives the Serial Wire Debug specifications for the device.

The following table describes the SWD electrical characteristics. Measurements are with maximum output load of 30pF, input transition of 1ns and pad configured SRE[2:0] =100.

Table 86. SWD electrical specifications

| Symbol | Description                                            | Min    | Typ | Max | Unit | Condition | Spec Number |
|--------|--------------------------------------------------------|--------|-----|-----|------|-----------|-------------|
| S1     | SWD_CLK frequency                                      | —      | —   | 33  | MHz  | —         | S1          |
| S2     | SWD_CLK cycle period                                   | 1 / S1 | —   | —   | ns   | —         | S2          |
| S3     | SWD_CLK pulse width                                    | 40     | —   | 60  | %    | —         | S3          |
| S4     | SWD_CLK rise and fall times                            | —      | —   | 1   | ns   | —         | S4          |
| S9     | SWD_DIO input data setup time to SWD_CLK rise          | 5      | —   | —   | ns   | —         | S9          |
| S10    | SWD_DIO input data hold time after SWD_CLK rising edge | 5      | —   | —   | ns   | —         | S10         |
| S11    | SWD_CLK high to SWD_DIO output data valid              | —      | —   | 22  | ns   | —         | S11         |
| S12    | SWD_CLK high to SWD_DIO output data hi-Z               | —      | —   | 22  | ns   | —         | S12         |
| S13    | SWD_CLK high to SWD_DIO output data invalid            | 0      | —   | —   | ns   | —         | S13         |

Timing valid for maximum external load CL = 25pF, which is assumed to be a 10pF load at the end of a 50ohm, un-terminated, 5 inch microstrip trace on standard FR4 (1.5pF/inch), (25pF total with margin). For best signal integrity, the series resistance in the transmission line should be matched closely to the selected RDSON of the I/O pad output.

The SWD\_CLK rise/fall time specification applies to the input clock transition required in order to meet the DIO output specifications that are relative to SWD\_CLK.




Figure 74. SWD Input Clock Timing




Figure 75. SWD Output Data Timing

15 Ballmaps

For package ballmaps and signal descriptions, see the Reference Manual.

16 Packaging

The following table provides the document number for each package drawing.

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 27 mm x 27 mm 975-ball MAPBGA            | 98ASA01799D                   |

NOTE

To find a package drawing, go to <http://www.nxp.com> and perform a keyword search for the drawing's document number.

17 Revision history

The following tables summarize changes to this document since the release of Rev. 1.

| Document ID  | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|--------------|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.6.0 | 09 July 2025 | <ul style="list-style-type: none"><li>In section "Device Power and Operating Current Specifications", added IVDD_IO_DDR.</li><li>In section "Clock frequency ranges"<ul style="list-style-type: none"><li>— updated description of "fP0_PSI5_125K_CLK" and "fP0_PSI5_189K_CLK", "fP4_PSI5_125K_CLK" and "fP4_PSI5_189K_CLK".</li><li>— updated value of "fP4_PSI5_189K_CLK" from 6.048 to 6.0606 MHz.</li></ul></li><li>In section "Reset related pad electrical characteristics", updated VRSE_RESET_B from 460 mV typ to 635 mV max.</li><li>In section "FXOSC" added Crystal Startup Time.</li></ul> |

Table continues on the next page...



| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-------------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>In all QuadSPI modes, deleted tOD_CS and added tOD_CSL/H with values and updated "CS output timing" figure.</li> <li>Section "uSDHC SD3.0/eMMC5.1 DDR" renamed to "uSDHC SD3.0/SDIO3.0/eMMC5.1 DDR" and updated figure to update eSDHC to uSDHC.</li> <li>Section "uSDHC DDR-HS400" renamed as "uSDHC eMMC5.1 DDR-HS400".</li> <li>Section "uSDHC SDR-HS200" renamed to "uSDHC eMMC5.1 SDR-HS200".</li> <li>In section "SAR ADC", updated IAD_LKG with different conditions and updated "SAR ADC Specification Characteristics" figure.</li> </ul> |

| Document ID  | Release date     | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|--------------|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.5.0 | 03 December 2024 | <ul style="list-style-type: none"> <li>Changed Max from 160 MHz to 162 MHz for: <ul style="list-style-type: none"> <li>fSYS_AE and fSYS_MC in <a href="#">AE Operating Conditions</a></li> <li>fP5_AE_CLK in <a href="#">Clock frequency ranges</a></li> </ul> </li> <li>In <a href="#">Static power specifications for I/O Domains</a> <ul style="list-style-type: none"> <li>For both 1.8V and 3.3V Conditions: divided VDD_IO_ETH specifications into separate VDD_IO_ETH_0 and VDD_IO_ETH_1 specifications</li> <li>For 3.3V Condition: divided VDD_HV_IO_D specifications into separate VDD_HV_IO_D0 and VDD_HV_IO_D1 specifications, and changed Max from 0.3 mA to 0.5 mA</li> <li>Added VDD_HV_IO_D0 and VDD_HV_IO_D1 specifications for 5.0V Condition</li> </ul> </li> <li>In <a href="#">Power-up</a>, added step "Ramp up all 1.1V supplies."</li> <li>In <a href="#">Aurora PLL</a>, for PER_jitter, in Condition text changed "fPLL_CLKIN = 100MHz" to "fPLL_CLKIN = 40MHz   100MHz"</li> <li>Removed section heading for GTM under "Timer Modules"</li> <li>In <a href="#">uSDHC SD3.0/SDIO3.0/eMMC5.1 DDR</a> <ul style="list-style-type: none"> <li>For first fpp specification <ul style="list-style-type: none"> <li>In Description, changed "eMMC5.1" to "eMMC high speed"</li> <li>In Condition, added "3.3V/1.8V"</li> </ul> </li> <li>For second fpp specification <ul style="list-style-type: none"> <li>In Description, changed "SD3.0 DDR" to "SD/SDIO DDR50"</li> <li>In Condition, added "1.8V"</li> </ul> </li> </ul> </li> <li>In <a href="#">uSDHC eMMC5.1 DDR-HS400</a> <ul style="list-style-type: none"> <li>For fPP: in Condition, added "1.8V"</li> <li>Moved footnote about SD6 and SD7 from tRQ and tRQH specifications for skew (data) to tRQ and tRQH specifications for skew (CMD)</li> </ul> </li> </ul> |

*Table continues on the next page...*

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|-------------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>In <a href="#">uSDHC SD3.0/SDIO3.0/eMMC5.1 SDR</a> <ul style="list-style-type: none"> <li>For fpp specification with Max value 25/50 MHz and former Description "SD/SDIO full speed/ high speed," divided into two fpp specifications with: <ul style="list-style-type: none"> <li>Description "SD/SDIO default speed /high speed" and Condition 3.3V</li> <li>Description "SD/SDIO SDR12/ SDR25" and Condition 1.8V</li> </ul> In shared footnote, changed "normal (full) speed" to "default speed"</li> <li>For fpp specification with former Max value 20/52 MHz <ul style="list-style-type: none"> <li>In Description, changed "eMMC full speed/ high speed" to "eMMC legacy SDR /high speed DDR"</li> <li>Changed Max to 26/52 MHz</li> <li>In Condition, added "1.8V/3.3V"</li> <li>In second footnote, changed "normal (full) speed" to "Legacy speed" and changed "0–20MHz" to "0–26MHz"</li> </ul> </li> <li>For fOD specification with Min value 100 kHz and Max value 400 kHz <ul style="list-style-type: none"> <li>In Description, changed "identification mode" to "SD/SDIO identification mode" and added footnote about SD/SDIO identification mode</li> <li>In Condition, added "3.3V"</li> </ul> </li> <li>For specification with no Min value and Max value 400 kHz <ul style="list-style-type: none"> <li>Changed symbol from fpp to fOD</li> <li>In Description, changed "low speed" to "eMMC identification mode" and removed footnote about low speed mode</li> <li>In Condition, added "1.8V/3.3V"</li> </ul> </li> </ul> </li> <li>In <a href="#">uSDHC eMMC5.1 SDR-HS200</a>, for tCLK, added Condition "1.8V"</li> <li>In <a href="#">AE SAR ADC</a> <ul style="list-style-type: none"> <li>Added second THD specification with Max value -63 dBFS</li> <li>Added second SINAD specification with Min value 62.5 dBFS</li> </ul> </li> </ul> |

| Document ID  | Release date    | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|--------------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.4.0 | 22 October 2024 | <ul style="list-style-type: none"> <li>In <a href="#">Device Power and Operating Current Specifications</a>, replaced IVREFH_ADC with IDD_VREF_DYN and IDD_VREF_LKG</li> <li>In <a href="#">I3C timing when communicating with Legacy I2C devices</a> and <a href="#">LPI2C</a> <ul style="list-style-type: none"> <li>For tfCL and tfDA for FM+, changed Min from 20 * (VDD/5.5V) ns to —</li> <li>For tfCL and tfDA for FM+, added footnote</li> </ul> </li> <li>In <a href="#">NETC management interface</a>, for tMDKHDX specifications with Condition NEG=0, at end of Max value, changed +3 to +8</li> </ul> |

| Document ID  | Release date    | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|--------------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.4.A | 04 October 2024 | <ul style="list-style-type: none"> <li>In <a href="#">Ordering information</a>, in description of 7th character for Flash memory size, added text: "All S32Z2 devices have 0 MB."</li> <li>In <a href="#">Absolute Maximum Ratings</a> <ul style="list-style-type: none"> <li>For VAD_INPUT, revised footnote 6</li> <li>For V_OS_US_1p6, added footnotes 1 and 4</li> </ul> </li> <li>In <a href="#">Operating Conditions</a>, for IINJ_LVDS, removed Condition text "LVDS enabled"</li> <li>In <a href="#">Device Power and Operating Current Specifications</a>, for IDD_HV_LFASTPLL, added Condition text "per PLL"</li> <li>Added <a href="#">Static power specifications for I/O Domains</a></li> <li>In <a href="#">LVDS Pads</a> <ul style="list-style-type: none"> <li>For RTERM_LVDS, added Condition text "transmitter and receiver"</li> <li>For TEYE_LVDS, added Condition text "transmitter"</li> </ul> </li> <li>In <a href="#">Aurora PLL</a>, for fPLL_CLKIN <ul style="list-style-type: none"> <li>Changed Min from — to 40 MHz</li> <li>Changed Typ from 100 MHz to —</li> <li>Changed Max from — to 100 MHz</li> </ul> </li> <li>In <a href="#">PLL</a>, in introductory text, changed "applies to instances" to "applies to all instances"</li> <li>In <a href="#">FXOSC</a>, added <math>\Delta f_{XTAL\_CLK}</math></li> <li>In <a href="#">I3C timing when communicating with Legacy I2C devices and LPI2C</a> <ul style="list-style-type: none"> <li>For trCL and trDA for FM, changed Min from 20 ns to —</li> <li>For tfCL and tfDA for FM, changed Min from 20 * (VDD/5.5V) ns to —</li> <li>For trCL, tfCL, trDA, and tfDA for FM, added footnote</li> </ul> </li> <li>In <a href="#">Microsecond channel (MSC)</a> <ul style="list-style-type: none"> <li>For t2 and t3 in table: <ul style="list-style-type: none"> <li>In Description, changed "SOUT" to "SOUT/SCK"</li> <li>In Condition, removed references to frequency values</li> <li>Added footnote</li> </ul> </li> <li>Modified figure "MSC master timing, output only"</li> </ul> </li> <li>In following sections, in "Output timing valid" footnote, changed "input load" to "flash input load" <ul style="list-style-type: none"> <li><a href="#">FlexRay - TxEN</a></li> <li><a href="#">FlexRay - TxD</a></li> <li><a href="#">NETC MII</a></li> </ul> </li> </ul> |

*Table continues on the next page...*

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>— <a href="#">NETC RMII</a></li> <li>— <a href="#">NETC RGMII</a></li> <li>— <a href="#">PSI5</a></li> <li>— All sections of QuadSPI and uSDHC timing specifications</li> <li>— <a href="#">JTAG Boundary Scan</a></li> <li>— <a href="#">JTAG Debug Interface Timing</a></li> </ul> <ul style="list-style-type: none"> <li>• In <a href="#">IEEE1588 interface</a>, changed "NETC" to "IEEE" in section and table headings</li> <li>• In <a href="#">NETC management interface</a>, for tMDKHDX specifications with Condition NEG=1, removed content of Spec Number column</li> <li>• In <a href="#">SENT Interface</a>, in "Input hysteresis" footnote, changed "set to 1/10th of clock tick to avoid failures" to "set to a value closest to 1/10th of a bit time where the max value of 128 is sufficient for long bit times"</li> <li>• Removed section heading for PSI5_S under "Communication Modules"</li> <li>• In following sections, for fSCK, added footnote "fSCK of 133.33MHz is also acceptable" <ul style="list-style-type: none"> <li>— <a href="#">QuadSPI Quad 1.8V SDR 133MHz</a></li> <li>— <a href="#">QuadSPI Quad 3.3V SDR 133MHz</a></li> </ul> </li> <li>• In <a href="#">QuadSPI Octal 1.8V DDR 200MHz</a> <ul style="list-style-type: none"> <li>— For tOD_DATA, removed Condition text</li> <li>— Removed separate tOD_DATA specification for single SRE configuration</li> </ul> </li> <li>• In <a href="#">QuadSPI Quad 3.3V SDR 50MHz</a>, removed "and Octal" from section and table headings</li> <li>• In <a href="#">uSDHC SD3.0/SDIO3.0/eMMC5.1 DDR</a> <ul style="list-style-type: none"> <li>— For tTLH and tTHL, added Spec Number</li> <li>— For tOD, tISU, and tIH, expanded Spec Number information</li> <li>— In footnote 3, changed "Input timing" to "Input signal timing"</li> </ul> </li> <li>• In <a href="#">uSDHC eMMC5.1 DDR-HS400</a> <ul style="list-style-type: none"> <li>— Changed introductory text from "In Split SRE configuration SRE[2:0]=000 for Data/CMD and SRE[2:0]=111 for CLK are the required drive settings" to "The SRE[2:0]=000 is required drive setting"</li> <li>— In table: <ul style="list-style-type: none"> <li>◦ For tTLH and tTHL, added Spec Number</li> <li>◦ Added tRQ and tRQH specifications for skew (CMD)</li> <li>◦ In footnote 5, changed "Input timing" to "Input signal timing"</li> </ul> </li> <li>— Modified figure "HS400 Mode Interface Timing"</li> </ul> </li> <li>• In <a href="#">uSDHC SD3.0/SDIO3.0/eMMC5.1 SDR</a>, in footnote 6, changed "Input timing" to "Input signal timing"</li> </ul> |

*Table continues on the next page...*

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|-------------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>In <a href="#">uSDHC eMMC5.1 SDR-HS200</a> <ul style="list-style-type: none"> <li>In table: <ul style="list-style-type: none"> <li>For tTLH and tTHL, added Spec Number</li> <li>In footnote 3, changed "Input timing" to "Input signal timing"</li> </ul> </li> <li>Modified figure "HS200 Mode Interface Timing"</li> </ul> </li> <li>In <a href="#">Flash KGD</a> <ul style="list-style-type: none"> <li>For Flash Reads, moved value of 1M array reads from Max to Min</li> <li>For DR_100 <ul style="list-style-type: none"> <li>In Description, changed "after 100" to "between 0 and 100"</li> <li>Moved value of 20 years from Typ to Min</li> </ul> </li> <li>For DR_1000 <ul style="list-style-type: none"> <li>In Description, changed "after 1000" to "between 100 and 1000"</li> <li>Moved value of 5 years from Typ to Min</li> </ul> </li> <li>For E <ul style="list-style-type: none"> <li>Moved value of 100 cycles from Typ to Min</li> <li>Moved value of 1000 cycles from Max to Typ</li> </ul> </li> </ul> </li> <li>In <a href="#">SAR ADC</a>, for IAD_LKG, changed TJ value in Condition text from 125C to 150C</li> <li>In <a href="#">AE JTAG boundary scan</a>, revised "Output timing valid" footnote</li> <li>In <a href="#">SWD electrical specifications</a>, revised first paragraph after table</li> </ul> |

| Document ID  | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|--------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.3.0 | April 2024   | <ul style="list-style-type: none"> <li>In <a href="#">Absolute Maximum Ratings</a> <ul style="list-style-type: none"> <li>For VAD_INPUT, expanded footnote 7</li> <li>Added specification: VIN_LVDS</li> <li>For IINJ_LVDS, revised and expanded footnote 14</li> </ul> </li> <li>In <a href="#">Operating Conditions</a> <ul style="list-style-type: none"> <li>Added specifications: VIN_LVDS and IINJ_LVDS</li> <li>For ΔVDD_HV_18_IO, added footnotes 15 and 16</li> <li>For ΔVDD_HV_18_ANA, added footnote 15</li> </ul> </li> <li>In <a href="#">AE Operating Conditions</a>, for VIN, changed Max from 3.465V to VDD_HV_IO_D*</li> <li>In <a href="#">Device Power and Operating Current Specifications</a>, for IVREFH_ADC</li> </ul> |

*Table continues on the next page...*

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-------------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>— Changed Typ from 100 uA to 50 uA</li> <li>— Changed Max from — uA to 115 uA</li> <li>— In Condition text, added "Typ at 25C and Max at 150C" and "1Msps conversion rate"</li> <li>• In <a href="#">GPIO Pads</a> <ul style="list-style-type: none"> <li>— In footnote 6, changed "1.5pF/inch" to "3.3pF/inch"</li> <li>— In footnote 7, added: "Actual application rise fall times extracted from simulation must meet TR_TF specification."</li> </ul> </li> <li>• In <a href="#">LVDS Pads</a> <ul style="list-style-type: none"> <li>— Removed TSTARTUP_LVDS_REF</li> <li>— For VCM_LVDS_TX that applies to SPI/MSD, changed Min from 1.03 V to 1.05 V</li> <li>— For TSTARTUP_LVDS_TX <ul style="list-style-type: none"> <li>◦ In Description, changed "Sleep to normal mode" to "transmitter ready after enabling"</li> <li>◦ Changed Max from 500 ns to 1.5 us</li> <li>◦ In Condition, added "Includes reference startup time"</li> </ul> </li> <li>— For VCM_LVDS_RX <ul style="list-style-type: none"> <li>◦ Added footnote</li> <li>◦ Changed Min from 0.2 V to 0.225 V</li> <li>◦ Changed Max from (VDD_HV_IO_LFAST - 0.2) V to (VDD_HV_IO_LFAST - 0.225) V</li> </ul> </li> <li>— For VDIFF_LVDS_RX, added footnote: "The LVDS input pin maximum voltage given in the operating conditions section of the datasheet must be obeyed when setting the common-mode and differential swing voltages seen by the LVDS receiver."</li> <li>— For TSTARTUP_LVDS_RX <ul style="list-style-type: none"> <li>◦ In Description, changed "Power down to Normal mode" to "receiver ready after enabling"</li> <li>◦ In Condition, changed "bandgap" to "reference startup"</li> </ul> </li> <li>— Added figure "VDIFF_LVDS_TX pk-pk in single ended and differential mode"</li> </ul> </li> <li>• In <a href="#">LPI2C</a>, added specifications: tSU_STA, tHD_STA, tLOW, tDIG_L, tHIGH, tDIG_H, tSU_DAT, tHD_DAT, trCL, tfCL, trDA, tfDA, tSU_STO, and tBUF</li> <li>• In <a href="#">SPI</a>, revised footnote 9</li> <li>• In <a href="#">Microsecond channel (MSC)</a>, revised Descriptions <ul style="list-style-type: none"> <li>— For t1, changed "Duty cycle deviation" to "SCK duty cycle deviation"</li> </ul> </li> </ul> |

Table continues on the next page...

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-------------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>— For t2, changed "Rise time" to "SOUT rise time"</li> <li>— For t3, changed "Fall time" to "SOUT fall time"</li> <li>• In <a href="#">FlexRay - TxEN</a> and <a href="#">FlexRay - TxD</a>, revised footnote 1</li> <li>• In <a href="#">NETC MII</a> and <a href="#">NETC RMII</a>, revised footnote 2</li> <li>• In <a href="#">NETC RGMII</a>, revised footnote 3</li> <li>• In <a href="#">NETC management interface</a>, modified tMDKHDX specifications</li> <li>• Added <a href="#">CANXL</a></li> <li>• In <a href="#">PSI5</a>, revised footnote 2</li> <li>• Revised "Output timing valid" footnote in <ul style="list-style-type: none"> <li>— <a href="#">QuadSPI Quad 1.8V DDR 80MHz</a> (footnote 2)</li> <li>— <a href="#">QuadSPI Quad 1.8V SDR 133MHz</a> (footnote 1)</li> <li>— <a href="#">QuadSPI Octal 1.8V SDR 133MHz</a> (footnote 2)</li> <li>— <a href="#">QuadSPI Octal 1.8V DDR 166MHz</a> (footnote 1)</li> <li>— <a href="#">QuadSPI Octal 1.8V DDR 200MHz</a> (footnote 1)</li> <li>— <a href="#">QuadSPI Quad 3.3V DDR 80MHz</a> (footnote 2)</li> <li>— <a href="#">QuadSPI Quad 3.3V SDR 133MHz</a> (footnote 1)</li> <li>— <a href="#">QuadSPI Octal and HyperRAM 3.3V DDR 100MHz</a> (footnote 1)</li> </ul> </li> <li>• In <a href="#">QuadSPI configurations</a>, removed table columns with DQS mode defined as "Internal pad loopback (data + DQS)" and "Edge-aligned" for: <ul style="list-style-type: none"> <li>— QuadSPI_0 side A: 1.8V Octal, DDR 200 MHz</li> <li>— QuadSPI_1 side A: 1.8V HyperFlash or HyperRAM, DDR 166 MHz</li> </ul> </li> <li>• In <a href="#">uSDHC SD3.0/SDIO3.0/eMMC5.1 DDR</a>, revised footnote 1</li> <li>• In <a href="#">uSDHC eMMC5.1 DDR-HS400</a> <ul style="list-style-type: none"> <li>— Revised footnote 1</li> <li>— For tCL and tCH, changed Min from 2.35 ns to 2.2 ns</li> <li>— For tOD, changed Max from 0.9 ns to 0.6 ns</li> </ul> </li> <li>• In <a href="#">uSDHC SD3.0/SDIO3.0/eMMC5.1 SDR</a>, revised footnote 2</li> <li>• In <a href="#">uSDHC eMMC5.1 SDR-HS200</a>, revised footnote 1</li> <li>• In <a href="#">JTAG Boundary Scan</a>, revised footnote 6</li> <li>• In <a href="#">AE JTAG boundary scan</a>, revised footnote 7</li> <li>• In <a href="#">JTAG Debug Interface Timing</a>, revised footnote 4</li> <li>• In <a href="#">SWD electrical specifications</a>, revised first paragraph after table</li> </ul> |

| Document ID   | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.3.AB | October 2023 | <ul style="list-style-type: none"> <li>Changed I3C protocol to I2C protocol, changed number of I3C instances from 3 to 1, and added LPI2C instances in: <ul style="list-style-type: none"> <li>— <a href="#">Block diagram</a></li> <li>— <a href="#">Table 1</a> in <a href="#">Feature summary</a></li> </ul> </li> <li>In <a href="#">Ordering information</a>, changed production part number and redefined 11th and 12th characters</li> <li>In <a href="#">Device Power and Operating Current Specifications</a>, changed Typ for IVREFH_ADC from 0.65 mA to 100 uA</li> <li>In <a href="#">Total power specifications</a>, changed Symbol for both total dynamic power specifications from PVDD_DOMAIN1 to PDYN_DOMAIN1</li> <li>In <a href="#">GPIO Pads</a>, removed IOH_33 specification with Condition of SRE[2:0]=000</li> <li>In <a href="#">LVDS Pads</a> <ul style="list-style-type: none"> <li>— Added IDD_HV_LVDS_REF</li> <li>— For VCM_LVDS_TX with Condition for SPI/MS, changed Min from 1.075 V to 1.03 V and Max from 1.325 V to 1.37 V</li> <li>— For TSTARTUP_LVDS_TX, changed Description text from "assertion of ipp_obe to common mode settling time" to "Sleep to normal mode"</li> <li>— For TEYE_LVDS, added to Condition text: "includes PLL jitter"</li> <li>— For TSTARTUP_LVDS_RX, added Description text "Power down to normal mode" and added Condition text "Includes bandgap time"</li> <li>— Added CIN</li> <li>— Added "LFAST timing definition" figure</li> </ul> </li> <li>In <a href="#">LFAST PLL</a>, added new footnote for tLOCK</li> <li>Added introductory text in <a href="#">I3C</a></li> <li>In <a href="#">I3C timing when communicating with Legacy I2C devices</a> <ul style="list-style-type: none"> <li>— Added Min and Max values for both tHD_DAT specifications</li> <li>— Removed "I3C START timing" figure</li> <li>— Added "Definition of timing for F/S mode devices on the I2C bus" figure</li> </ul> </li> <li>Added <a href="#">LPI2C</a></li> <li>In <a href="#">SPI</a>, moved SRE[2:0] = 101 from Condition for all tSUO and tHO specifications to initial paragraph</li> <li>In <a href="#">Microsecond channel (MSC)</a>, added t1, t2, and t3 specifications</li> <li>In <a href="#">LIN</a> <ul style="list-style-type: none"> <li>— For RATE with Condition of UART mode, changed Max from 2 Mbps to 33 Mbps</li> <li>— Moved SRE[2:0] = 110 from Condition for RATE specifications to initial paragraph</li> </ul> </li> </ul> |

*Table continues on the next page...*



| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>• In <a href="#">NETC MII</a>, moved SRE[2:0] = 100 from Condition for final three specifications to initial paragraph</li> <li>• In <a href="#">NETC RMII</a>, moved SRE[2:0] = 100 from Condition for final two specifications to initial paragraph</li> <li>• In <a href="#">NETC RGMII</a>, moved SRE[2:0] = 100 from Condition for all specifications to initial paragraph</li> <li>• In <a href="#">NETC management interface</a> <ul style="list-style-type: none"> <li>— For existing tMDKHDX, removed footnote, redefined Min and Max, and added Condition text NEG=1</li> <li>— Added two more tMDKHDX specifications</li> </ul> </li> <li>• In <a href="#">QuadSPI interfaces</a>, added hyperlinks to applicable sections of specifications</li> <li>• In <a href="#">QuadSPI Octal 1.8V SDR 133MHz</a>, removed tISU_SCK and tIH_SCK</li> <li>• In <a href="#">QuadSPI Octal 1.8V DDR 166MHz</a>, <a href="#">QuadSPI Octal 1.8V DDR 200MHz</a>, and <a href="#">QuadSPI Octal and HyperRAM 3.3V DDR 100MHz</a>, removed tDVW</li> <li>• Added <a href="#">QuadSPI configurations</a></li> </ul> |

| Document ID  | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|--------------|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.2.0 | June 2023    | <ul style="list-style-type: none"> <li>• In <a href="#">AE Operating Conditions</a>, for VDD_HV_REG <ul style="list-style-type: none"> <li>— Changed Min from 1.62 V to 1.68 V</li> <li>— Changed Max from 1.98 V to 1.92 V</li> </ul> </li> <li>• In <a href="#">Device Power and Operating Current Specifications</a> <ul style="list-style-type: none"> <li>— Removed PVDD_SOC_BASE_TYP</li> <li>— Added PLKG_SOC_TYP and PDYN_SOC_BASE_TYP</li> <li>— For PDYN_R52_TYP at 800 MHz, changed Typ from 1.95 W to 0.8 W</li> <li>— Added PDYN_R52_TYP at 900 MHz and 1 GHz</li> <li>— For PDYN_DDR_TYP, changed Typ from TBD to 0.1 W and, in Condition, changed VDD_DDR from 0.77 V to 0.825 V and 32-bit to 16-bit</li> <li>— For PDYN_LLCE_TYP, changed Typ from TBD to 0.2 W and, in Condition, changed 200 MHz to 400 MHz</li> <li>— In Condition for IVDD_IO_ETH_0 and IVDD_IO_ETH_1 at both 3.3 V and 1.8 V, removed SRE=4 and VDD=3.3 V and added Tj=150C and RGMII 125 MHz</li> <li>— Removed pre-existing IVDD_IO_QSPI_0 and IVDD_IO_QSPI_1 specifications</li> <li>— Changed PVDD_IO_QSPI_0 and PVDD_IO_QSPI_1 to IVDD_IO_ETH_0 and IVDD_IO_ETH_1, respectively</li> </ul> </li> </ul> |

Table continues on the next page...

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>— For new IVDD_IO_QSPI_0, changed Max from TBD to 35 mA and, in Condition, changed max drive to Octal mode, DDR</li> <li>— For new IVDD_IO_QSPI_1 at 1.8 V, changed Max from TBD to 80 mA and, in Condition, changed max drive to Octal mode, DDR</li> <li>— For new IVDD_IO_QSPI_1 for QuadSPI_1 A at 3.3 V, changed Max from TBD to 130 mA and, in Condition, changed 133 MHz / max drive to 100 MHz Octal mode, DDR</li> <li>— For new IVDD_IO_QSPI_1 for QuadSPI_1 B at 3.3 V, changed Max from TBD to 75 mA and, in Condition, changed max drive to Quad mode, SDR</li> <li>— Changed footnote 1 <ul style="list-style-type: none"> <li>◦ from: "SoC logic power consumption includes total SoC leakage power plus the dynamic power for basic configuration blocks like clocking and other infrastructure blocks. Please contact NXP Semiconductor for leakage power and temperature values for the device."</li> <li>◦ to: "Base dynamic power includes SMU, HSE, DMA, peripherals, and clocks. It excludes RTU and FlexLLCE clocks and domains."</li> </ul> </li> <li>— In footnote 2, changed "four Cortex-R52 cores" to "eight Cortex-R52 cores" and added: "RTU0 and RTU1 each account for half the spec value."</li> <li>— Added new footnote 3: "Power includes MC_CGM_6 clocking current at 400MHz plus DDR access current and excludes IO_DDR."</li> <li>— In footnote 4, changed "based on simulation of the expected average logic activity within the FlexLLCE" to "includes FlexLLCE subsystem clocks and peripherals plus all cores running Dhrystone."</li> <li>• In <a href="#">Total power specifications</a>, reversed the positions of footnotes 1 and 3</li> <li>• In <a href="#">AE Device Power and Operating Current Specifications</a>, for PVDD12, changed Max from 100 mW to 200 mW</li> <li>• In <a href="#">Power-down</a>, added table</li> <li>• In <a href="#">LVDS Pads</a> <ul style="list-style-type: none"> <li>— In introductory paragraph, added "MSC, SPI and Zipwire"</li> <li>— For pre-existing VCM_LVDS_TX, added Condition: "Applies to Aurora, CLKOUT LVDS TX and Zipwire"</li> <li>— Added second VCM_LVDS_TX with Condition: "Applies to SPI/MSC"</li> <li>— For VDIFF_LVDS_RX, changed Max from 400 mW to 450 mW</li> <li>— Removed footnote: "When measuring leakage with Rx enabled, when we drive both pad_p and pad_n high, an internal pull down resistor is enabled to ground and will show upto 100uA leakage on each pin"</li> </ul> </li> <li>• In <a href="#">PLL</a> changed "System PLL" to "PLL" for tLOCK, PER_jitter, LT_jitter, and footnote 3</li> <li>• In <a href="#">FXOSC</a>, for TCST, added to Condition: "time to stable duty cycle when EOCV is set to 1 ms period"</li> </ul> |

*Table continues on the next page...*

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>In <a href="#">NETC MII</a>, for <math>\Delta t_{CYC\_TX}</math> <ul style="list-style-type: none"> <li>Changed Min from 45% to 35%</li> <li>Changed Max from 55% to 65%</li> </ul> </li> <li>In <a href="#">NETC management interface</a> <ul style="list-style-type: none"> <li>For <math>t_{MDKHDX}</math>, in Spec Number, added MDC10, MDC11</li> <li>For <math>MDIO\_ISU</math>, in Spec Number, added MDC12</li> <li>In footnote 1, added: "If <math>NEG=1</math>, then MDIO is driven with the negedge of MDC, and the other fields don't affect the timing. If <math>NEG=0</math> and <math>EHOLD=0</math>, then the delay from MDC to MDIO is <math>2 \cdot MDIO\_HOLD + 1</math> NETC cycles. If <math>NEG=1</math> and <math>EHOLD=1</math>, then the delay from MDC to MDIO is <math>8 \cdot MDIO\_HOLD + 1</math> NETC cycles."</li> </ul> </li> <li>In all sections of QuadSPI specifications, in introductory text, changed paragraph beginning "Clock measurements..." to: "Data transitions measured at 30%/70% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply."</li> <li>In <a href="#">QuadSPI Octal 1.8V DDR 166MHz</a> <ul style="list-style-type: none"> <li>For <math>t_{IH\_DQS}</math>, changed Min from 2.145 ns to 2.105 ns</li> <li>For <math>t_{ISU\_DQS}</math>, changed Min from -0.496 ns to -0.616 ns</li> </ul> </li> <li>In <a href="#">QuadSPI Octal 1.8V DDR 200MHz</a> <ul style="list-style-type: none"> <li>For pre-existing <math>t_{OD\_DATA}</math>, added to Condition: "Split SRE configuration, <math>SRE[2:0]=000</math> for Data and <math>SRE[2:0]=110</math> for CLK"</li> <li>Added second <math>t_{OD\_DATA}</math></li> <li>For <math>t_{IH\_DQS}</math>, changed Min from 1.684 ns to 1.644 ns</li> <li>For <math>t_{ISU\_DQS}</math>, changed Min from -0.466 ns to -0.586 ns</li> </ul> </li> <li>Added <a href="#">QuadSPI timing diagrams</a></li> <li>In all sections of uSDHC specifications, in introductory text, changed paragraph beginning "All uSDHC parameters..." to: "Data transitions measured at 35%/65% supply for the write path. Data transitions measured at mid-supply for the read path. Clock transitions measured at mid-supply."</li> <li>In <a href="#">uSDHC eMMC5.1 DDR-HS400</a> <ul style="list-style-type: none"> <li>In introductory text, changed paragraph beginning "The <math>SRE[2:0]...</math>" to: "In Split SRE configuration <math>SRE[2:0]=000</math> for Data/CMD and <math>SRE[2:0]=111</math> for CLK are the required drive settings to meet the timing."</li> <li>For <math>t_{CL}</math> and <math>t_{CH}</math>, changed Min from 2.2 ns to 2.35 ns</li> <li>For <math>t_{OD1}</math> and <math>t_{OD2}</math>, changed Min from 0.45 ns to 0.65 ns</li> <li>Added <math>t_{OD}</math></li> <li>Removed footnote: "The CMD output timing for HS400 mode is the same as CMD output timing for HS200 mode."</li> </ul> </li> </ul> |

| Document ID  | Release date  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|--------------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.2.C | February 2023 | <ul style="list-style-type: none"> <li>In <a href="#">Ordering information</a>, for 12th character, changed "0 = Initial version" to "A = Initial production version"</li> <li>In <a href="#">Total power specifications</a> <ul style="list-style-type: none"> <li>Changed introductory text to: "The part is designed with a power distribution network that has two specifications: dynamic power and total supply rail power (dynamic power plus leakage power). At higher temperatures, the leakage is higher and the user must manage the dynamic power to compensate. The user must ensure the total supply rail power is below the total power distribution network capacity. At lower temperatures, the leakage is reduced and the part can utilize the full dynamic power capacity. Exceeding either power specifications will result in IR drop issues and unpredictable operation of the device."</li> <li>Replaced two footnotes in table with three new footnotes</li> <li>For specification with Max value 5.2, removed from Condition text: "temperature range classification M"</li> <li>For specification with Max value 4.8 (formerly 3.9), removed from Condition text: "temperature range classification V"</li> <li>Added specification with Max value 2.0</li> <li>For specification with Max value 2.8: in Condition text, changed "temperature independent" to "Tj=125C"</li> </ul> </li> <li>In <a href="#">GPIO Pads</a> <ul style="list-style-type: none"> <li>For TR_TF_33 with Condition text SRE[2:0] = 100, changed Min from 1.75 to 1.9</li> <li>For TR_TF_33 with Condition text SRE[2:0] = 101, changed Min from 0.05 to 1.00 and Max from 8.25 to 8.50</li> <li>For TR_TF_33 with Condition text SRE[2:0] = 110, changed Min from 0.01 to 0.50 and Max from 7.0 to 7.30</li> <li>For TR_TF_33 with Condition text SRE[2:0] = 111, changed Min from 0.005 to 0.40 and Max from 5.5 to 6.0</li> </ul> </li> <li>Added <a href="#">I3C timing when communicating with Legacy I2C devices</a> and <a href="#">Flash KGD</a></li> <li>In <a href="#">SENT Interface</a>, added new final sentence to footnote 4: "SRX programmable filter should be set to 1/10th of clock tick to avoid failures."</li> <li>In <a href="#">QuadSPI Quad 3.3V SDR 50MHz</a>, added tISU_SCK and tIH_SCK specifications</li> <li>In <a href="#">Temperature Monitoring Unit (TMU)</a> for TRANGE <ul style="list-style-type: none"> <li>Changed Min from -40°C to -45°C</li> <li>Changed Max from 150°C to 155°C</li> <li>Added footnote: "Accuracy outside of operating range (-40 to 150) is not guaranteed."</li> </ul> </li> <li>In second paragraph of <a href="#">SAR ADC</a>, changed "the external capacitance at the input pin should be maximized" to "the external capacitance at the input pin and reference pin should be maximized"</li> </ul> |

| Document ID  | Release date  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|--------------|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.2.B | December 2022 | <ul style="list-style-type: none"> <li>In <a href="#">Overview</a>, changed "microcontrollers (MCUs)" to "real-time processors"</li> <li>In <a href="#">Absolute Maximum Ratings</a> <ul style="list-style-type: none"> <li>For VIN, added footnote about DC case limit</li> <li>For existing V_OS_US_* specifications, added "3.3V" to Condition text</li> <li>Added new V_OS_US_10 specification for 1.8V</li> </ul> </li> <li>In <a href="#">Operating Conditions</a> <ul style="list-style-type: none"> <li>For fSYS_R52, changed Max from 800 MHz to 1 GHz and added Condition text and related footnote</li> <li>For both VDD_IO_ETH_n specifications, added Condition text</li> <li>For VIN_33 and VIN_18, added footnote about DC case limit</li> <li>For ΔVDD_HV_18_ANA, added footnote about VREFH_ADCn</li> <li>Added "ADC supply sequencing" diagram</li> </ul> </li> <li>In <a href="#">Device Power and Operating Current Specifications</a>, added PVDD_IO_QSPI_0 and PVDD_IO_QSPI_1 specifications</li> <li>Moved content of "Power Sequencing" section into <a href="#">Power-up</a> subsection, added table in <a href="#">Power-up</a> subsection, and added <a href="#">Power-down</a> subsection</li> <li>In <a href="#">Reset related pad electrical characteristics</a>, after "RESET_B pad detailed behavior" diagram, added text: "The RESET_B pad behavior described in the diagram and the related VRSE_RESET_B parameter spec also apply to the case of core VDD droop after power-up."</li> <li>In <a href="#">Reset Duration</a>, added diagrams: <ul style="list-style-type: none"> <li>Reset_b pad detailed behavior during core supply brownout</li> <li>Reset_b pad detailed behavior during pad HV supply brownout</li> <li>Reset_b pad detailed behavior during power down</li> </ul> </li> <li>In <a href="#">Clock frequency ranges</a> <ul style="list-style-type: none"> <li>For fP0_PSI5_189K_CLK. changed Max from 6.048 MHz to 6.0606 MHz</li> <li>For fRTU0_CORE_CLK and fRTU1_CORE_CLK, changed Max from 900 MHz to 1 GHz, expanded Condition text, and added related footnote</li> <li>For fRTU0_CORE_DIV2_CLK and fRTU1_CORE_DIV2_CLK, changed Max from 450 MHz to 500 MHz, expanded Condition text, and added related footnote</li> </ul> </li> <li>In <a href="#">PLL</a> <ul style="list-style-type: none"> <li>For fPLL_CORE_PHI0, changed Max from 900 MHz to 1000 MHz, expanded Condition text, and added footnote</li> <li>For fPLL_DDR_PHI0</li> </ul> </li> </ul> |

*Table continues on the next page...*

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>◦ Removed single specification with Min of 800 MHz and Max of 1620 MHz</li> <li>◦ Added four specifications with varying Condition text and footnotes, each with a single value for both Min and Max: 266 MHz, 333 MHz, 400 MHz, and 405 MHz</li> <li>• In <a href="#">DFS</a> <ul style="list-style-type: none"> <li>— For fDFS_CORE_CLK0, changed Max from 900 MHz to 1000 MHz, expanded Condition text, and added footnote</li> <li>— For fDFS_PER_CLK5, changed Max from 333 MHz to 330 MHz</li> </ul> </li> <li>• In <a href="#">Microsecond channel (MSC)</a> <ul style="list-style-type: none"> <li>— Removed Note and tCSC and tASC specifications</li> <li>— Added tCSV and tCSH specifications as well as diagram</li> <li>— For tSUO, changed 6 ns value from Min to Max</li> </ul> </li> <li>• Removed "I3C Push-Pull Timing Parameters for SDR Mode" section</li> <li>• Added <a href="#">CAN</a></li> <li>• In <a href="#">IEEE1588 interface</a>, removed tT1588OV specification</li> <li>• For QuadSPI, removed tISU_SCK and tIH_SCK specifications from <ul style="list-style-type: none"> <li>— <a href="#">QuadSPI Quad 1.8V DDR 80MHz</a></li> <li>— <a href="#">QuadSPI Quad 1.8V SDR 133MHz</a></li> <li>— <a href="#">QuadSPI Octal 1.8V SDR 133MHz</a></li> <li>— <a href="#">QuadSPI Quad 3.3V SDR 133MHz</a></li> </ul> </li> <li>• In <a href="#">uSDHC SD3.0/SDIO3.0/eMMC5.1 DDR</a>, renamed section (was "uSDHC DDR-52MHz") and figure, and added text preceding table: "All uSDHC parameters are measured at mid-supply (VDD_IO_SDHC/2)."</li> <li>• In <a href="#">uSDHC eMMC5.1 DDR-HS400</a>, removed "HS400 mode uSDHC output timing" and "HS400 mode uSDHC input timing" diagrams, and added text preceding table: "All uSDHC parameters are measured at mid-supply (VDD_IO_SDHC/2)."</li> <li>• In <a href="#">uSDHC SD3.0/SDIO3.0/eMMC5.1 SDR</a>, renamed section (was "uSDHC SDR-52MHz") and figure, and added text preceding table: "All uSDHC parameters are measured at mid-supply (VDD_IO_SDHC/2)."</li> <li>• In <a href="#">uSDHC eMMC5.1 SDR-HS200</a>, added text preceding table: "All uSDHC parameters are measured at mid-supply (VDD_IO_SDHC/2)."</li> </ul> |

| Document ID  | Release date | Description                                                                                                                                        |
|--------------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| S32E27 v.2.A | June 2022    | <ul style="list-style-type: none"> <li>• Throughout: Changed S32E27 to S32E2, changed S32Z27 to S32Z2, and removed references to S32S27</li> </ul> |

*Table continues on the next page...*

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-------------|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>• In "Block diagram" section figure, in "Math/ML acceleration" block: Removed "CEVA_SPF2" and changed "Vector DSP" to "FP Vector DSP"</li> <li>• In "Feature summary" section text: For GTM list item, changed "on S32E27 and optional for S32Z27" to "optional for both S32E2 and S32Z2"</li> <li>• Modified table in "Feature summary" section</li> <li>• Modified figure in "Ordering information" section</li> <li>• In "Absolute Max Ratings" section: <ul style="list-style-type: none"> <li>— For VAD_INPUT: Changed VREFL_ADC to VSS_ADC and VREFH_ADC to VDD_ANA</li> <li>— Added IINJ_LVDS</li> <li>— For final four parameters, added symbol names: V_OS_US_10, V_OS_US_7p5, V_OS_US_2p5, and V_OS_US_1p6</li> <li>— In footnote 8: Added "For powered devices when <math>V_{IN} \geq V_{DD\_IO^*}</math>, <math>V_{IN}</math> must simultaneously follow the constraint that <math>V_{IN} - V_{DD\_IO^*} \leq 0.3V</math>."</li> <li>— In footnote 9: Added "Unpowered devices must simultaneously follow IINJ_D unpowered current injection constraints."</li> <li>— Added new footnotes 12 and 15</li> </ul> </li> <li>• In "Operating Conditions" section: <ul style="list-style-type: none"> <li>— For VAD_INPUT: Changed VREFL_ADC to VSS_ADC and VREFH_ADC to VDD_ANA</li> <li>— For existing IINJ_D parameter: Added condition "Unpowered"</li> <li>— Added IINJ_D parameter with condition "Powered"</li> <li>— In footnote 2: Changed "the modulation depth (max 1.5%)" to "half the modulation depth"</li> <li>— In footnote 8: Added "See device hardware design guidelines document for more details."</li> <li>— Changed footnote 9 from "Additional +0.3V are supported for DC signal" to "For AC signals, allowed max <math>V_{IN} \leq V_{DD\_IO^*}</math> for lifetime operation. If AC overshoot beyond <math>V_{DD\_IO^*}</math> occurs, then refer to the Abs Max duration constraints as a function of the amount of overshoot. For DC signals <math>\geq V_{DD\_IO}</math>, <math>V_{IN} - V_{DD\_IO^*} \leq 0.3V</math> is allowed for lifetime operation."</li> <li>— Changed footnote 10 from "Absolute minimum level for <math>V_{IN}</math> signal is -0.3V" to "The min DC <math>V_{IN}</math> level for a powered device is -0.3V. If AC undershoot below -0.3V occurs, then refer to the Abs Max duration constraints as a function of the amount of undershoot."</li> <li>— Added new footnote 15</li> </ul> </li> <li>• In "Thermal Design, Characteristics, and Ratings" section: Expanded text and, in table, revised descriptions and footnotes</li> <li>• In "Device Power and Operating Current Specifications" section: Added footnotes and, for IVREFH_ADC, changed unit from uA to mA</li> </ul> |

Table continues on the next page...

| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"> <li>In "GPIO Pads" section: <ul style="list-style-type: none"> <li>Added VOL and VOH and new footnote 1</li> <li>Removed Note: "VOH/VOL values should be calculated based on the provided RDSON, IOH/IOL values and IBIS models."</li> <li>In "1.8V/3.3V GPIO pad detailed behavior during power up" figure: Changed "weak pull-down" to "weak pull-down as per ILKG_3318 specification"</li> <li>Removed text: "The weak pull-down is 100 Kohm and is separate from the usual selectable 12Kohm internal pull resistor. If the pad is in 3.3V mode and the IOMUX sheet defines the 'Pad State During POR reset sequence' as 'Hi-Z', the 100Kohm pull-down remains engaged until RESET_B is released."</li> </ul> </li> <li>In "Clock frequency ranges" section, added text after table: "The stated maximum operating frequency must be observed when using the PLL with frequency modulation enabled. Center-spread modulation is supported in cases where the nominal operating frequency plus half the modulation depth is less than the stated maximum frequency."</li> <li>In "PLL" section: <ul style="list-style-type: none"> <li>Moved text from after table to before table: "Spread spectrum clock modulation is only available on the Core PLL and DDR reference PLLs."</li> <li>In table: Changed Min to 40 MHz for fPLL_CORE_PHI0, fPLL_PER_PHI0, fPLL_PER_PHI1, fPLL_PER_PHI2, fPLL_PER_PHI3, fPLL_PER_PHI4, fPLL_PER_PHI5, and fPLL_PER_PHI6</li> </ul> </li> <li>In "DFS" section: <ul style="list-style-type: none"> <li>In table: Changed Min to 40 MHz for fDFS_CORE_CLK0, fDFS_CORE_CLK1, fDFS_CORE_CLK2, fDFS_CORE_CLK3, fDFS_CORE_CLK4, fDFS_CORE_CLK5, fDFS_PER_CLK0, fDFS_PER_CLK1, fDFS_PER_CLK2, fDFS_PER_CLK3, fDFS_PER_CLK4, and fDFS_PER_CLK5</li> <li>Added PER_Jitter with condition fDFS_CLKIN = 2400 MHz, Odd MFN</li> </ul> </li> <li>In "SIRC" section: <ul style="list-style-type: none"> <li>For PTA: Changed description from "Post Trim Accuracy" to "Trimming Resolution"</li> <li>For <math>\delta f_{VAR}</math>: Changed condition from "Trimmed" to "Frequency variation across voltage and temperature range after trimming"</li> </ul> </li> <li>In "uSDHC DDR-HS400" section: <ul style="list-style-type: none"> <li>For "Clock frequency" parameter: Changed symbol from tPP to fPP</li> <li>Changed tOD parameter to tOD1 and modified characteristics</li> <li>Removed tISU and tIH parameters and added tOD2, tRQ, and tRQH parameters</li> </ul> </li> </ul> |

*Table continues on the next page...*



| Document ID | Release date | Description                                                                                                                                                                                                                                                                                                                                  |
|-------------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             |              | <ul style="list-style-type: none"><li>• In "SAR ADC" section: For VAD_INPUT, changed VREFL_ADC to VSS_ADC and VREFH_ADC to VDD_ANA</li><li>• Added "Microsecond channel (MSC)" section</li><li>• Added "QuadSPI Octal 3.3V SDR 50MHz" section</li><li>• In "DDR" section: Added "This chip supports the following memory types..."</li></ul> |

## Legal information

### Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition                                                                            |
|-----------------------------------|-------------------------------|---------------------------------------------------------------------------------------|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**Suitability for use in automotive applications (functional safety)** — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

## Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**AMBA**, **Arm**, **Arm7**, **Arm7TDMI**, **Arm9**, **Arm11**, **Artisan**, **big.LITTLE**, **Cordio**, **CoreLink**, **CoreSight**, **Cortex**, **DesignStart**, **DynamiQ**, **Jazelle**, **Keil**, **Mali**, **Mbed**, **Mbed Enabled**, **NEON**, **POP**, **RealView**, **SecurCore**, **Socrates**, **Thumb**, **TrustZone**, **ULINK**, **ULINK2**, **ULINK-ME**, **ULINK-PLUS**, **ULINKpro**, **µVision**, **Versatile** — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

**SafeAssure** — is a trademark of NXP B.V.

**SafeAssure** — logo is a trademark of NXP B.V.

## Contents

|           |                                                           |           |             |                                                            |           |
|-----------|-----------------------------------------------------------|-----------|-------------|------------------------------------------------------------|-----------|
| <b>1</b>  | <b>Introduction: S32E2/S32Z2 Family.....</b>              | <b>2</b>  | <b>14.2</b> | <b>Timer Modules.....</b>                                  | <b>74</b> |
| 1.1       | Overview.....                                             | 2         | 14.2.1      | eMIOS.....                                                 | 74        |
| 1.2       | Block diagram.....                                        | 2         | 14.3        | Communication Modules.....                                 | 74        |
| 1.3       | Feature summary.....                                      | 4         | 14.3.1      | I3C.....                                                   | 74        |
| <b>2</b>  | <b>Ordering information.....</b>                          | <b>8</b>  | 14.3.1.1    | I3C timing when communicating with Legacy I2C devices..... | 75        |
| <b>3</b>  | <b>Electrostatic Discharge (ESD) Characteristics... </b>  | <b>8</b>  | 14.3.2      | LPI2C.....                                                 | 77        |
| <b>4</b>  | <b>Maximum Ratings.....</b>                               | <b>9</b>  | 14.3.3      | SPI.....                                                   | 80        |
| 4.1       | Absolute Maximum Ratings.....                             | 9         | 14.3.4      | Microsecond channel (MSC).....                             | 86        |
| 4.2       | AE Absolute Maximum Ratings.....                          | 13        | 14.3.5      | LIN.....                                                   | 87        |
| <b>5</b>  | <b>Operating Conditions.....</b>                          | <b>14</b> | 14.3.6      | FlexRay.....                                               | 87        |
| 5.1       | Operating Conditions.....                                 | 14        | 14.3.6.1    | FlexRay - TxEN.....                                        | 87        |
| 5.2       | AE Operating Conditions.....                              | 19        | 14.3.6.2    | FlexRay - TxD.....                                         | 88        |
| <b>6</b>  | <b>Thermal Design, Characteristics, and Ratings. </b>     | <b>20</b> | 14.3.6.3    | FlexRay - RxD.....                                         | 90        |
| <b>7</b>  | <b>DC Electricals.....</b>                                | <b>20</b> | 14.3.7      | NETC.....                                                  | 90        |
| 7.1       | Device Power and Operating Current Specifications.....    | 20        | 14.3.7.1    | NETC MII.....                                              | 90        |
| 7.2       | Static power specifications for I/O Domains.....          | 24        | 14.3.7.2    | NETC RMII.....                                             | 91        |
| 7.3       | Total power specifications.....                           | 25        | 14.3.7.3    | NETC RGMII.....                                            | 92        |
| 7.4       | AE Device Power and Operating Current Specifications..... | 25        | 14.3.7.4    | IEEE1588 interface.....                                    | 94        |
| <b>8</b>  | <b>Power Sequencing.....</b>                              | <b>26</b> | 14.3.7.5    | NETC management interface.....                             | 95        |
| 8.1       | Power-up.....                                             | 26        | 14.3.8      | SENT Interface.....                                        | 96        |
| 8.2       | Power-down.....                                           | 27        | 14.3.9      | CAN.....                                                   | 96        |
| <b>9</b>  | <b>Electromagnetic compatibility (EMC).....</b>           | <b>27</b> | 14.3.10     | CANXL.....                                                 | 97        |
| <b>10</b> | <b>I/O Pad Characteristics.....</b>                       | <b>27</b> | 14.3.11     | PSI5.....                                                  | 97        |
| 10.1      | GPIO Pads.....                                            | 27        | 14.4        | Memories and Memory Interfaces.....                        | 98        |
| 10.2      | LVDS Pads.....                                            | 37        | 14.4.1      | QuadSPI.....                                               | 98        |
| 10.3      | Reset related pad electrical characteristics.....         | 40        | 14.4.1.1    | QuadSPI interfaces.....                                    | 98        |
| 10.4      | AE GPIO Input DC.....                                     | 42        | 14.4.1.2    | QuadSPI Quad 1.8V DDR 80MHz.....                           | 98        |
| 10.5      | AE GPIO Output DC.....                                    | 43        | 14.4.1.3    | QuadSPI Quad 1.8V SDR 133MHz.....                          | 99        |
| 10.6      | AE GPIO Output AC.....                                    | 44        | 14.4.1.4    | QuadSPI Octal 1.8V SDR 133MHz.....                         | 100       |
| <b>11</b> | <b>Aurora Specifications.....</b>                         | <b>49</b> | 14.4.1.5    | QuadSPI Octal 1.8V DDR 166MHz.....                         | 100       |
| 11.1      | Aurora Pads.....                                          | 49        | 14.4.1.6    | QuadSPI Octal 1.8V DDR 200MHz.....                         | 101       |
| 11.2      | Aurora Port Timing.....                                   | 51        | 14.4.1.7    | QuadSPI Quad 3.3V DDR 80MHz.....                           | 102       |
| 11.3      | Aurora PLL.....                                           | 52        | 14.4.1.8    | QuadSPI Quad 3.3V SDR 133MHz.....                          | 102       |
| <b>12</b> | <b>Power Management.....</b>                              | <b>54</b> | 14.4.1.9    | QuadSPI Quad 3.3V SDR 50MHz.....                           | 103       |
| 12.1      | PMC Bandgap.....                                          | 54        | 14.4.1.10   | QuadSPI Octal and HyperRAM 3.3V DDR 100MHz.....            | 104       |
| 12.2      | AE PMC Regulator.....                                     | 54        | 14.4.1.11   | QuadSPI configurations.....                                | 104       |
| 12.3      | AE Supply Monitoring.....                                 | 55        | 14.4.1.12   | QuadSPI timing diagrams.....                               | 105       |
| <b>13</b> | <b>Reset Duration.....</b>                                | <b>56</b> | 14.4.2      | uSDHC.....                                                 | 107       |
| <b>14</b> | <b>Peripheral Specifications.....</b>                     | <b>60</b> | 14.4.2.1    | uSDHC SD3.0/SDIO3.0/eMMC5.1 DDR.....                       | 107       |
| 14.1      | Clock and PLL Interfaces.....                             | 60        | 14.4.2.2    | uSDHC eMMC5.1 DDR-HS400.....                               | 109       |
| 14.1.1    | Clock frequency ranges.....                               | 60        | 14.4.2.3    | uSDHC SD3.0/SDIO3.0/eMMC5.1 SDR.....                       | 110       |
| 14.1.2    | PLL.....                                                  | 67        | 14.4.2.4    | uSDHC eMMC5.1 SDR-HS200.....                               | 111       |
| 14.1.3    | DFS.....                                                  | 69        | 14.4.3      | DDR.....                                                   | 112       |
| 14.1.4    | FXOSC.....                                                | 71        | 14.4.3.1    | DDR Common DC Input.....                                   | 112       |
| 14.1.5    | FIRC.....                                                 | 72        | 14.4.3.2    | DDR Common DC Output.....                                  | 113       |
| 14.1.6    | SIRC.....                                                 | 72        | 14.4.3.3    | LPDDR4 Output Timing.....                                  | 114       |
| 14.1.7    | LFAST PLL.....                                            | 73        | 14.4.4      | Flash KGD.....                                             | 114       |
| 14.1.8    | AE IRC.....                                               | 73        | 14.4.5      | AE Flash Memory Specifications.....                        | 115       |

|          |                                        |     |           |                                    |            |
|----------|----------------------------------------|-----|-----------|------------------------------------|------------|
| 14.4.5.1 | AE Flash Program Erase.....            | 115 | 14.7      | Digital NanoEdge timing.....       | 128        |
| 14.4.5.2 | AE Flash Array.....                    | 117 | 14.8      | Glitch Filter.....                 | 129        |
| 14.4.5.3 | AE Flash Module Life.....              | 118 | 14.9      | IRQ.....                           | 129        |
| 14.4.5.4 | AE Flash AC Timing.....                | 118 | 14.10     | Debug.....                         | 129        |
| 14.4.5.5 | AE Flash Read Latency.....             | 120 | 14.10.1   | JTAG Boundary Scan.....            | 129        |
| 14.5     | Analog Modules.....                    | 120 | 14.10.2   | AE JTAG boundary scan.....         | 132        |
| 14.5.1   | Temperature Monitoring Unit (TMU)..... | 120 | 14.10.3   | JTAG Debug Interface Timing.....   | 133        |
| 14.5.2   | SAR ADC.....                           | 121 | 14.10.4   | SWD electrical specifications..... | 135        |
| 14.5.3   | AE SAR ADC.....                        | 124 | <b>15</b> | <b>Ballmaps.....</b>               | <b>136</b> |
| 14.6     | Motor Control.....                     | 127 | <b>16</b> | <b>Packaging.....</b>              | <b>136</b> |
| 14.6.1   | LCU.....                               | 127 | <b>17</b> | <b>Revision history.....</b>       | <b>136</b> |
| 14.6.2   | SINC timing.....                       | 127 |           | <b>Legal information.....</b>      | <b>154</b> |



---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© 2025 NXP B.V.

All rights reserved.

For more information, please visit: <https://www.nxp.com>

Date of release: 9 July 2025  
Document identifier: S32E27