Design Files
Receive the full breakdown. See the product footprint and more in the eCad file.
Terrestrial Digital Radio Processor
- This page contains information on a product that is not recommended for new designs.
The SAF3560 is a digital radio processor that demodulates and processes digital terrestrial baseband signals, such as HD Radio signals, into audio signals and digital data signals.
Major benefits of terrestrial radio processor systems with SAF3560 are:
- Compatibility with conventional baseband radio reception ICs
- Dramatically improved reception and sound quality
- CD-sound quality without noise, interference and multipath fading for FM
- Providing new data services
- HD Radio reception including audio processing
- Voltage partitioning of I/Os
- Available in both LFBGA and HLQFP packages
System designers can add digital terrestrial radio capability in a simple and inexpensive way through the SAF3560. The SAF3560 decodes digital radio input to provide digital audio and also processes digital data. Multiple interfaces give flexibility while integrating the SAF3560 into the receiver system.
IMPORTANT: For additional information and sample availability, contact your local Sales Office or Authorized Distributor.
Product Details
Features
HD Radio Technology
- HD Radio signal decoding for AM and FM digital audio
- Dual HD Radio support for support of 2nd station for background scanning and data service
- Front-end to baseband interface support through serial baseband I²S-bus type interface
- Secondary baseband interface for dual tuner applications
- Metadata support for HD Radio reception
- Data services support for HD Radio reception
- Advanced HD Radio feature support, such as:
- Conditional Access (CA)
- Store and replay
- Apple ID3 tag
- Multicasting
- Electronic Program Guide (EPG)
Digital Audio
- Up to 6 channel (5.1) audio support through I²S-bus serial audio interface
- Optional SRC (8 kHz to 48 kHz) for up to 6 channels of I²S-bus audio output
- I²S-bus serial audio input for auxiliary processing
- Optional SRC (8 kHz to 48 kHz) for I²S-bus input
- Optional restricted support for 96 kHz input and output sample-rate conversion
- Optional digital audio output through S/PDIF (without SRC)
- Basic audio processing for external digital audio sources
- Advanced audio processing (contact NXP for a list of supported audio processing features)
Memory
- Supports SDR-SDRAM controller (up to 512 Mbit in 16-bit configuration)
- Supports serial NOR-Flash memory with various sizes depending on the actual application
Other Peripheral Interfaces
- Two I²C-bus interfaces
- Three serial peripheral interfaces (SPI)
- One UART interface
- Five individual GPIO pins for applications and diagnostics
- One JTAG interface for diagnostics
Miscellaneous
- One internal clock oscillator and two internal Phase-Locked Loops (PLL)
- Can run on external crystal or reference clock from an external IC
- Powerful signal and audio processing core architecture
- Qualified in accordance with AEC-Q100
Buy/Parametrics
|
|
|
|
|
|
|
|---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Documentation
Quick reference to our documentation types.
3 documents
-
Data Sheet
Terrestrial digital radio processor
-
Package Information
plastic low profile fine-pitch ball grid array package; 170 balls
