USB Type-C Power Delivery PHY and Protocol IC

Product Details

Select a section:

Features

USB PD and Type-C Features

Complies with USB PD and USB Type-C specifications

  • Supports implementation of various system PD roles: P, P/C, C, C/P
  • Supports Type-C role configurability
    • Type-C role (DFP, UFP, DRP) is Non-Volatile Memory (NVM) and register programmable based on OEM platform requirements
    • Implements UFP role pull down behavior to handle dead battery condition on battery powered platforms
    • Supports register programmable and variable ‘Rp’ indication (for DRP/DFP usage and accessory detection)
    • Implements 'Rd' indication on CC pin (for Device side implementation)
    • CC detection/indication scheme based on Type-C role
    • Indication of orientation detection via CC_ORIENT pin and status register(s)
    • Debug and Audio Accessory detection and indication in status register(s)
  • Cooperatively works under the control of Policy controller MCU for power delivery negotiation and contract(s), Alternate mode and VDM exchanges
    • Implements BMC (de)coding, 4B5B symbol (de)coding, CRC generation/checking, PD packet assembling/disassembling including Preamble, SOP, EOP, Good CRC response, Retries, Hard and Cable resets
    • PD PHY and Protocol layer interface control and status update handled via SPI/I²C interface
  • SOP Configurability
    • Register programmable to generate and receive SOP, SOP', SOP'-debug, SOP", SOP"-debug'' in DFP/DRP (host use case)
    • Register programmable to receive and respond on SOP, SOP'-debug and SOP"-debug commands
  • Supports low RON VCONN switch with enable/disable (Hi-Z) support
    • Capable of maximum current delivery of 1 A over 2.7 V to -5.5 V
    • Supports register programmable Forward current protection control
    • Supports register programmable reverse current protection

System protection features

  • Back current protection on all pins when PTN5100 is unpowered
  • CC1 and CC2 pins are 5.5 V tolerant
  • VBUS pin and VBUS power path MOSFET enable pins are 28 V tolerant

General

  • Delivers (active LOW enable) gate control signals for PMOS Power MOSFETs on VBUS source and sink power paths
  • Provides dedicated IO pin (CC_ORIENT) for indicating Cable/plug orientation and IO pin (DBGACC_FOUND) for indicating Debug accessory detection
  • Delivers up to 30 mA (max) for powering Policy controller MCU
  • Supports SPI follower interface (SPI modes 0 and 3 supported) up to 30 MHz
  • Supports I²C target interface standard mode (100 kHz), Fast mode (400 kHz) and Fast mode plus (1 MHz)
  • I²C Device target address programmable up to 3 values
  • Supports 3.3 V or 1.8 V capable I²C-bus or SPI interface
    • Supports register access - device configuration, control and status/interrupt interfacing through Target I²C-bus interface
  • Power supplies - VDD (3.3 V ±10 %) or VBUS
    • Tolerant up to 28 V on VBUS and operational up to maximum of 25 V on VBUS
  • Operating temperature -20 °C to 85 °C
  • ESD 8 kV HBM, 1 kV CDM
  • Package: HVQFN20 4 mm x 4 mm, 0.5 mm pitch

  • PC platforms: Notebook PCs, Desktop PCs, Ultrabooks, Chromebooks
  • Tablets, 2:1 Convertibles, Smartphones and Portable devices
  • PC accessories/peripherals: Docking, Mobile Monitors, Multi-Function Monitors, Portable/External hard drives, Cable adaptors, Dongles and accessories, etc.
  • Target Applications

    • PC platforms: Notebook PCs, Desktop PCs, Ultrabooks, Chromebooks
    • Tablets, 2:1 Convertibles, Smartphones and Portable devices
    • PC accessories/peripherals: Docking, Mobile Monitors, Multi-Function Monitors, Portable/External hard drives, Cable adaptors, Dongles and accessories, etc.

    Design Resources

    Documentation

    Quick reference to our documentation types.

    3 documents

    Engineering Services

    2 engineering services

    To find a complete list of our partners that support this product, please see our Partner Marketplace.

    Training

    1 trainings

    Support

    What do you need help with?