Design Files
3 design files
-
Models
IBIS Model for MCM69P/F819ZP
-
Models
IBIS Model for MCM69P/F819TQ
-
Models
Core Model for MCM69F819 Verilog Model
The MCM69F819 is a 4M bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the PowerPCTM and other high performance microprocessors.
Quick reference to our documentation types.
2 documents
Please wait while your secure files are loading.
Select a section:
3 design files
Please wait while your secure files are loading.