P89LPC9331FDH: 8-bit microcontroller with accelerated two-clock 80C51 core, 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs

2.1 Principal features

• 4 kB/8 kB/16 kB byte-erasable flash code memory organized into 1 kB sectors and 64-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile data storage.
• 256-byte RAM data memory. P89LPC9351 and P89LPC9361 also include a 512-byte auxiliary on-chip RAM.
• 512-byte customer data EEPROM on-chip allows serialization of devices, storage of setup parameters, etc. (P89LPC9351/9361)
• Dual 4-input multiplexed 8-bit ADC/DAC outputs. Two analog comparators with selectable inputs and reference source.
• Dual Programmable Gain Amplifiers (PGA) with selectable gains of 2x, 4x, 8x, or 16x can be applied to ADCs and analog comparator inputs. (P89LPC9351/9361)
• On-chip temperature sensor integrated with ADC module.
• Two 16-bit counter/timers (each may be configured to toggle a port output upon timer overflow or to become a PWM output).
• A 23-bit system timer that can also be used as a real-time clock consisting of a 7-bit prescaler and a programmable and readable 16-bit timer.
• Enhanced UART with a fractional baud rate generator, break detect, framing error detection, and automatic address detection; 400 kHz byte-wide I²C-bus communication port and SPI communication port.
• Capture/Compare Unit (CCU) provides PWM, input capture, and output compare functions. (P89LPC9351/9361)
• 2.4 V to 3.6 V V_DD operating range. I/O pins are 5 V tolerant (may be pulled up or driven to 5.5 V).
• Enhanced low voltage (brownout) detect allows a graceful system shutdown when power fails.
• 28-pin TSSOP and PLCC packages with 23 I/O pins minimum and up to 26 I/O pins while using on-chip oscillator and reset options.

2.2 Additional features

• A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns for all instructions except multiply and divide when executing at 18 MHz. This is six times the performance of the standard 80C51 running at the same clock frequency. A lower clock frequency for the same performance results in power savings and reduced EMI.
• Serial flash In-Circuit Programming (ICP) allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs.
• Serial flash In-System Programming (ISP) allows coding while the device is mounted in the end application.
• In-Application Programming (IAP) of the flash code memory. This allows changing the code in a running application.
• Watchdog timer with separate on-chip oscillator, nominal 400 kHz, calibrated to ±5 %, requiring no external components. The watchdog prescaler is selectable from eight values.
• High-accuracy internal RC oscillator option, with clock doubler option, allows operation without external oscillator components. The RC oscillator option is selectable and fine tunable.
• Clock switching on the fly among internal RC oscillator, watchdog oscillator, external clock source provides optimal support of minimal power active mode with fast switching to maximum performance.
• Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 1 μA (total power-down with voltage comparators disabled).
• Active-LOW reset. On-chip power-on reset allows operation without external reset components. A software reset function is also available.
• Configurable on-chip oscillator with frequency range options selected by user programmed flash configuration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz.
• Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function.
• Programmable port output configuration options: quasi-bidirectional, open drain, push-pull, input-only.
• High current sourcing/sinking (20 mA) on eight I/O pins (P0.3 to P0.7, P1.4, P1.6, P1.7). All other port pins have high sinking capability (20 mA). A maximum limit is specified for the entire chip.
• Port ‘input pattern match’ detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern.
• Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times.
• Only power and ground connections are required to operate the P89LPC9331/9341/9351/9361 when internal reset option is selected.
• Four interrupt priority levels.
• Eight keypad interrupt inputs, plus two additional external interrupt inputs.
• Schmitt trigger port inputs.
• Second data pointer.
• Emulation support.