Archived content is no longer updated and is made available for historical reference only.
The SDIO101A is a SD/SDIO/MMC/CE-ATA host controller with a standard 16-bit
interface. The device conforms to the SD Host Standard
Specification Version 2.0. The SDIO101A manages the
physical layer of SD,
SDIO, MMC and CE-ATA protocols and can be used together with SD Host
compatible driver software to add SD/SDIO/MMC/CE-ATA host functionality to a variety
The SDIO101A supports both full-speed (< 25 MHz) and high-speed
(< 52 MHz) data
transmissions on the SD/SDIO/MMC/CE-ATA port. The SDIO101A offers separate pins
SD/SDIO/MMC/CE-ATA port supply voltage, host interface supply voltage and core
supply voltage. The
SD/SDIO/MMC/CE-ATA port can operate at a wide voltage range
(1.8 V to 3.6 V) which allows the device to
interface to a large variety of SD, SDIO, MMC
or CE-ATA devices. The SDIO101A allows 1-bit and 4-bit SD
transactions and 8-bit
MMC/CE-ATA transactions. The 16-bit asynchronous memory interface can operate at
2.5 V to 3.6 V voltage range.
A built-in, 2 kB data buffer allows for a low interrupt latency
time and efficient
communication with the host processor at high data rates. The SDIO101A provides a
request line that can be connected to an external DMA controller to off-load the host
processor and increase
overall system performance.
An on-board PLL allows a large range of SD/SDIO/MMC/CE-ATA clock speeds
generated from a single externally available clock source. An additional fractional divider
the SD clock speed to be fine-tuned with very fine granularity, which enables the
user to achieve the
maximum desired SD clock speed from the external clock source.
The SDIO101A offers 5 levels of power
saving, including a ‘Hibernate mode’ where the
on-board oscillator, PLL and data buffer memories
are switched off, and a ‘Coma mode’ in
which supply power to portions of the device is internally
switched off. This allows the device
to be used in very power-critical applications.