PCAL6524/(EV-VFBGA36)(S500) Fm+ I2C 24-Bit GPIO Demo Board


Product Details

Block Diagram

Fm+ I2C 24-Bit GPIO Demo Board

PCAL6524 Block diagram

Supported Devices


General Purpose I/O (GPIO)



  • 1 MHz Fast-mode Plus I2C-bus
  • 5.5 V tolerant I/O ports and 3.6 V tolerant I2C-bus pins

Power Management

  • An operating power supply voltage range of 0.8 V to 3.6 V on the I2C-bus side
  • Allows bidirectional voltage-level translation and GPIO expansion between 0.8 V to 3.6 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V, 5.5 V Port P
  • Low standby current consumption: 2.0 µA typical at 3.3 V VDD(p)
  • Internal power-on reset
  • ESD protection exceeds JESD 22
    • 2000 V Human-Body Model (A114-A)
    • 1000 V Charged-Device Model (C101)

Expansion Port

  • I2C-bus to parallel port expander

Key Features

  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • Latched outputs with 25 mA drive maximum capability for directly driving LEDs
  • Schmitt trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs
    • Vhys = 0.05 V (typical) at 0.8 V
    • Vhys = 0.18 V (typical) at 1.8 V
    • Vhys = 0.33 V (typical) at 3.3 V
  • Packages offered: TSSOP32, HUQFN32, VFBGA36
  • Noise filter on SCL/SDA inputs
  • Active LOW reset input (RESET)
  • Open-drain active LOW interrupt output (INT)

Buy Options

  • OM13529

  • PCAL6524/(EV-VFBGA36)(S500) Fm+ I2C 24-Bit GPIO Demo Board.

  • $56.11 USD
  • For a quantity of 1
    • Availability: Pending stock
Buy from NXPBuy From Distributor


Quick reference to our documentation types.


What do you need help with?