Archived content is no longer updated and is made available for historical reference only.
The QorIQ® Qonverge BSC9132 development system (BSC9132 QDS) enables development of L1, L2 and L3 protocol stacks for picocell base stations, along with base station applications that run above L3.
The integrated BSC9132 SoC is targeted for picocell base stations in the small cell base station market and combines the e500 Power Architecture® CPU and SC3850 StarCore® DSP with MAPLE-B2P baseband acceleration processing elements. Together, they provide a high-performance, cost-effective integrated solution that can handle all of the processing requirements of a picocell base station.
Core Complex |
|
Connectivity and Networking |
|
Memory System |
|
Basic Peripherals and Interconnect |
|
Additional Features |
|
Software |
|
BSC9132QDSRM: The BSC9132 QorIQ® Development System (QDS) is a high-performance computing evaluation, development, and test platform supporting the BSC9132 QorIQ Power Architecture processor.
AN4990: This document demonstrates how to enable CPRI on BSC9132QDS using the Code Warrior CPRI demo project.
Our commercial grade VortiQa Layer 1 baseband software for wireless infrastructure is designed for use with NXP’s QorIQ Qonverge BSC913x family of devices.