1
Out of the Box2
Get to Know the Hardware3
Build and LoadSign in to save your progress. Don't have an account? Create one.

The NXP analog product development boards provide an easy-to-use platform for evaluating NXP products. The boards support a range of analog, mixed-signal and power solutions. They incorporate monolithic integrated circuits and system-in-package devices that use proven high-volume technology. NXP products offer longer battery life, a smaller form-factor, reduced component counts, lower cost, and improved performance in powering state-of-the-art systems.
This page will guide you through the process of setting up and using the P3B1602DP-EVB evaluation board.
The kit contents include:
Something went wrong! Please try again.
Something went wrong! Please try again.
Something went wrong! Please try again.
The evaluation board is designed as a stand-alone platform that allows users to evaluate the performance of the P3B1602DP (I3C buffer and bidirectional level translator).
Port A signals are routed to header J5, enabling easy connection to an I²C/I3C controller or target.
These signals are also routed to SMA connectors SMA1 and SMA2, corresponding to SCLA and SDAA, respectively.
Port B signals are routed to header J8, allowing easy connection to an I²C/I3C controller or target.
These signals are also available through SMA connectors SMA3 and SMA4, corresponding to SCLB and SDAB.
The P3B1602DP evaluation board can be enabled or disabled via header J10. To enable the device, connect
pins 2–1; to disable it, connect pins 2–3.
The P3B1602DP evaluation board is powered through connectors J1 and J4. J1
supplies VCCA, while J4 supplies VCCB. For current sensing and to allow connection or disconnection of
the supply voltage, headers J2 and J3 are provided.
The P3B1602DP evaluation board includes 30 Ω series resistors, as recommended in the data sheet. It also includes
capacitive loads that can be connected through headers J6, J7, J9, and
J11.
Something went wrong! Please try again.
To set up the hardware, perform the below steps:
J2 and J3 are close to connect supply voltage to P3B1602DPJ10 to enable communication between Port A and Port B:
J1J4J5) ⇒ Target → B-side (J8)J8) ⇒ Target → A-side (J5)Note: As an alternative to headers J5 and J8, SMA connections may be used. Ensure
that the SMA connectors are populated before use.
For Port A, use SMA1 (SCLA) and SMA2 (SDAA); for Port B, use SMA3 (SCLB) and SMA4 (SDAB).
Something went wrong! Please try again.
In addition to P3B1602DP, I3C buffer and bidirectional voltage level translator, you may also want to visit product summary pages of these voltage level translators:
Analog Toolbox consists of HW pages that contain all NXP reference designs and evaluations board kits.