The S32R47 is a radar application microprocessor unit (MPU) that enables next-generation imaging radar sensors to support ADAS Level 2+ to Level 4 addressing the most demanding use cases like debris detection in inclement weather. Dedicated radar processing accelerators meet demanding sensor level features for long distance, fine resolution and extended dynamic range.
The S3243 is a package compatible variant of the S32R47 to serve different performance classes.
The chip is highly software compatible with NXP’s S32R41 and S32R45 radar processors and SAF85xx radar SoCs.
| Feature | S32R47 | S32R43 |
|---|---|---|
| High Performance Safe Compute | 4 x Arm Cortex-A53 @1200 MHz | 4 x Arm Cortex-A53 @800 MHz |
| Post Processing Acceleration | 2 x KQ8PPA | 1 x KQ8PPA |
| Radar Processing Acceleration | 2 x SPT3.8 | 1 x SPT3.8 |
| Memory Capacity for Demanding Radar Applications | LPDDR5 and LPDDR4x | LPDDR5 and LPDDR4x |
| Connected and Scalable | 3 | 2 |
| Package | 548 FCCSP I5*15 0.5 Shared Footprint |
|
Quick reference to our documentation types
1 hardware offering
Quick reference to our software types.
4 software offerings
To get further assistance directly from NXP, please see our Engineering Services.
2 engineering services
To find additional partner offerings that support this product, visit our Partner Marketplace.
