Dual Bidirectional Bus Buffer

Product Details

Block Diagram

PCA9600 Block Diagram

PCA9600 Block Diagram


Key Features

  • idirectional data transfer of I2C-bus signals
  • Isolates capacitance allowing 400 pF on SX/SY side and 4000 pF on TX/TY side
  • TX/TY outputs have 60 mA sink capability for driving low-impedance or high-capacitive buses
  • 1 MHz operation on up to 20 meters of wire (see AN10658)
  • Supply voltage range of 2.5 V to 15 V with I2C-bus logic levels on SX/SY side independent of supply voltage
  • Splits I2C-bus signal into pairs of forward/reverse TX/RX, TY/RY signals for interface with opto-electrical isolators and similar devices that need unidirectional input and output signal paths
  • Low power supply current
  • ESD protection exceeds 3500 V HBM per JESD22-A114 and 1400 V CDM per JESD22-C101
  • Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA

Packages Offered

  • SO8, TSSOP8 (MSOP8)

Product Longevity Program

  • This product is included in NXP Product Longevity Program ensuring a stable supply of products for your embedded designs. The PCA9600DP is included in the 15-year program

Part numbers include: PCA9600D, PCA9600DP.


Quick reference to our documentation types.

1-5 of 14 documents

Show All

Design Files

Quick reference to our design files types.

4 design files


Quick reference to our board types.

1 hardware offering

Engineering Services

1 engineering service

To find additional partner offerings that support this product, visit our Partner Marketplace.


What do you need help with?