Fm+ Parallel Bus to I²C-Bus Controller

Block Diagram

Choose a diagram:

PCA9665_PCA9665A BLOCK DIAGRAM

PCA9665_PCA9665A BLOCK DIAGRAM

Block diagram: PCA9665BS, PCA9665D, PCA9665N, PCA9665PW

Features

Key Features

  • Parallel-bus to I²C-bus protocol converter and interface
  • Both leader and follower functions
  • Multi-leader capability
  • Internal oscillator trimmed to 15 % accuracy reduces external components
  • 1 Mbit/s and up to 25 mA SCL/SDA IOL (Fast-mode Plus (Fm+)) capability
  • I²C-bus general call capability
  • Software reset on parallel bus
  • 68-byte data buffer
  • 5 V tolerant I/Os
  • Standard-mode and Fast-mode I²C-bus capable and compatible with SMBus
  • PCA9665A ‘glitch-free’ restart is suitable for use with buffer drivers

Operating Supply Voltage

  • 2.3 V to 3.6 V

ESD Protection

  • Exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101

Latch-Up Testing

  • Done to JEDEC Standard JESD78, which exceeds 100 mA

Packages

  • PCA9665: SO20, TSSOP20, HVQFN20
  • PCA9665A: TSSOP20

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

1-5 of 11 documents

Show All

Design Files

Quick reference to our design files types.

2 design files

Hardware

Quick reference to our board types.

1 hardware offering

Engineering Services

2 engineering services

To find additional partner offerings that support this product, visit our Partner Marketplace.

Support

What do you need help with?