1 design file
MSC8126 IBIS Model File
The MSC8126 is a highly integrated system-on-a-chip that combines four StarCore® SC140 extended cores with an RS-232 serial interface, four time-division multiplexed (TDM) serial interfaces, thirty-two general-purpose timers, a flexible system interface unit (SIU), an Ethernet interface, a Turbo Coprocessor (TCOP), a Viterbi Coprocessor (VCOP), and a multi-channel DMA controller. The four extended cores can deliver up to 8000 DSP MMACS performance at up to 500 MHz.
Each core has four arithmetic logic units (ALUs), internal memory, a write buffer, and two interrupt controllers. The MSC8126 targets high-bandwidth highly computational DSP applications and is optimized for wireless transcoding and packet telephony as well as high-bandwidth base station applications. The MSC8126 delivers enhanced performance while maintaining low power dissipation and greatly reduces system cost.
The MSC8126 device is designed to provide an optimal solution for 3G wireless base stations, to help eliminate many of the costly and power hungry ASICs and FPGAs required in today's systems for both symbol rate and for chip rate assist. In addition, the MSC8126 device allows customers to add next-generation features that efficiently use available frequencies and higher bit rates in 3G systems.
Efficient application software development is key in Our strategy to expedite customers' time to market. Developers can take advantage of development tools and real-time operating systems (RTOS) from NXP® and third-party suppliers. In addition NXP is partnering with third-party vendors to provide integrated systems solutions that include GSM, CDMA, TDMA, and ITU G.7xx speech coders, hybrid echo cancellation, fax, modem, and xDSL software.
Quick reference to our documentation types.
1-5 of 93 documents
1 design file
1 hardware offering
1 software file
Note: For better experience, software downloads are recommended on desktop.