Ultra-Reliable MPC56xS MCU for Automotive and Industrial Instrument Clusters

Block Diagram

MPC564xS Block Diagram

MPC564xS Block Diagram

Features

  • Dual-issue, 32-bit Power Architecture Book E compliant CPU core complex (e200z4d) Memory management unit and 4 KB instruction cache
  • Variable length encoding (VLE) instruction set enables significant code size reduction over conventional Book E-compliant code
  • Up to 2 MB on-chip flash with flash controller
  • Separate 4 x 16 KB flash block for EEPROM emulation
  • Up to 64 KB on-chip SRAM with ECC
  • Up to 1 MB on-chip graphics SRAM (no ECC)
  • Two TFT displays up to WVGA resolution parallel data interface (PDI) for digital video input
  • Sound generation and playback using PCM or DDS sources with 4-channel mixer and PWM or I2S outputs
  • Stepper motor drivers with stepper stall detect for up to six gauges

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

1-5 of 36 documents

Show All

Design Files

Quick reference to our design files types.

1 design file

Hardware

Quick reference to our board types.

1-5 of 6 hardware offerings

Show All

Software

Quick reference to our software types.

1-5 of 6 software files

Show All

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

5 engineering services

To find additional partner offerings that support this product, visit our Partner Marketplace.

Training

6 trainings

Show All