1 design file
DSP56F801 BSDL File
The 56F801FA60, a member of the 56800 core-based family of Digital Signal Controllers, combines the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals on a single chip to create an extremely cost-effective solution for servo and motor control, power inverter, and converter applications.
The 56800 core is based on a Harvard-style architecture consisting of three execution units which operate in parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming model and optimized instruction set allow straightforward generation of efficient, compact code for both DSP- and MCU-style applications. The instruction set is also highly efficient for C Compilers, enabling rapid development of optimized control applications.
Quick reference to our documentation types.
1-5 of 54 documents
1 design file
4 hardware offerings
Additional hardware available. View our featured partner solutions.
1-5 of 7 software files
Note: For better experience, software downloads are recommended on desktop.
To get further assistance directly from NXP, please see our Engineering Services.
2 engineering services
To find a complete list of our partners that support this product, please see our Partner Marketplace.