Design Files
1 design file
Receive the full breakdown. See the product footprint and more in the eCad file.
-
Models
DSP56F801 BSDL File
The 56F801, a member of the 56800 core-based family of Digital Signal Controllers, combines the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals on a single chip to create an extremely cost-effective solution for servo and motor control, power inverter, and converter applications.
The 56800 core is based on a Harvard-style architecture consisting of three execution units which operate in parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming model and optimized instruction set allow straightforward generation of efficient, compact code for both DSP- and MCU-style applications. The instruction set is also highly efficient for C Compilers, enabling rapid development of optimized control applications.
|
|
|
|
|
|
---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Quick reference to our documentation types.
1-5 of 55 documents
Please wait while your secure files are loading.
1 design file
Receive the full breakdown. See the product footprint and more in the eCad file.
Please wait while your secure files are loading.
Quick reference to our software types.
1-5 of 10 software files
Note: For better experience, software downloads are recommended on desktop.
Please wait while your secure files are loading.