Integrated Host Processor with Integrated PCI

See product image

Product Details

Features

  • 32-bit PCI interface operating at up to 66 MHz
  • Memory controller offering SDRAM support up to 133 MHz operation, support up to 2 GB
  • General Purpose I/O and ROM Interface Support
  • Two-channel DMA controller that supports chaining
  • Messaging unit with I2O messaging support capability
  • Industry-standard I2C interface
  • Programmable interrupt controller with multiple timers and counters
  • 16550 compatible DUART
  • Routers/Switches
  • Multi-channel modems
  • Network storage
  • Image display systems
  • Enterprise I/O processor
  • Internet access device (IAD)
  • Disk controller for RAID systems
  • Copier/printer board control
  • MPC603e processor core
    • High-performance, superscalar processor core
    • Floating-point unit, integer, load/store, system register and branch processing unit
    • 16K instruction cache, 16K data cache
    • Lockable portion of L1 cache
    • Dynamic power management
    • Software-compatible with processors built on Power Architecture technology
  • Memory interface
    • 133 MHz memory bus capability
    • Programmable timing EDO DRAM or SDRAM
    • High-bandwidth bus (32/64-bit data bus) to DRAM
    • Supports one to eight banks of 16-, 64-, 128-, 256-, or 512 Mbit DRAM, and up to four banks of 256-Mbit SDRAM devices
    • Supports 1 Mbyte to 2 Gbyte DRAM memory
    • Contiguous memory mapping
    • 256 Mbytes of ROM space
    • 8-bit, 16-bit, 32-bit, or 64-bit ROM
    • Supports bus-width writes to flash
    • Read-modify-write parity support (selectable)
    • ECC support (selectable)
    • SDRAM, DRAM buffer data-path
    • Error injection/capture on data path
    • LVTTL compatible
    • PortX: 8-, 32- or 64-bit general-purpose I/O port uses ROM controller interface with address strobe
  • 32-bit PCI interface operating up to 66 MHz
    • PCI 2.2 compatible
    • PCI 5.0 V tolerant
    • Support for PCI locked accesses to memory
    • Support for accesses to all PCI address spaces
    • Selectable big- or little-endian operation
    • Store gathering of processor-to-PCI writes and PCI-to-memory writes
    • Memory prefetching of PCI read accesses
    • Parity support (selectable)
    • Selectable hardware-enforced coherency
    • PCI bus arbitration unit (5 request/grant pairs
  • PCI agent mode capability
    • Address Translation Unit (ATU)
    • Run time register access
    • PCI configuration register access
  • Two-channel integrated DMA controller
    • Supports direct or chaining modes
    • Scatter gather
    • Interrupt on completed segment, chain, and error
    • Local to local memory
    • PCI to PCI memory
    • PCI to local memory
    • Local to PCI memory
  • Message Unit
    • (I2O) Intelligent Input/Output Message Controller
    • Two door-bell registers
    • Inbound and outbound messaging registers
  • (I2C) Inter-Integrated Circuit Controller
    • Full controller/target support
  • Embedded programmable interrupt controller (EPIC)
    • Five hardware interrupts (IRQs) or 16 serial interupts
    • Four programmable timers
  • Integrated PCI bus and SDRAM clock generation
  • Programmable memory and PCI bus drivers
  • Debug Features
    • Watchpoint monitor
    • Memory attribute and PCI attribute signals
    • JTAG/COP—Common On-board Processor for in-circuit hardware debugging
  • Dual UART
    • 16550 Compatible

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

1-5 of 51 documents

Show All

Design Files

Hardware

Quick reference to our board types.

2 hardware offerings

Software

Quick reference to our software types.

1 software file

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

5 engineering services

To find additional partner offerings that support this product, visit our Partner Marketplace.

Training

4 trainings

Support

What do you need help with?