S32R26 and S32R27 Microcontrollers for High-Performance Radar

Click over video to play

Product Details

Block Diagram

S32R2x Block Diagram

S32R2x Block Diagram


  • S32R264 and S32R274 shared features:
    • Dual Power Architecture® e200z7 32-bit CPU
    • Dual Power Architecture e200z4 32-bit CPU with checker core (available in lock-step operation)
    • 2 MB Flash with ECC
    • 1.5 MB SRAM with ECC
    • Radar Signal Processing Toolbox (SPT 2.0)
    • Radar interfaces: MIPI-CSI2 (4 data lanes)
    • Safety: ISO 26262 SEooC up to ASIL D
    • Security: CSE2 (Cryptographic Services Engine)
    • -40 to 150˚ C (junction) temperature
    • Interfaces: Zipwire, 2x SAR-ADC, 2x SPI, 2x I2C, 3x FlexCAN (including 2x CAN FD), Flexray, LINFlexD, Ethernet
  • S32R264 specific features:
    • AFEPLL
    • Improved EMC performance in the GLONASS band (when using S32R264)
  • S32R274 specific features:
    • SDPLL
    • Radar interfaces: ΣΔ-ADC (4x 12-bit,10 MSps) and DAC (10 MSps)

Product Program

Safe Assure®

When it comes to functional safety, NXP stands for quality and reliability. Our SafeAssure program simplifies system-level safety requirements in accordance with ISO 26262.


Quick reference to our documentation types.

1-5 of 15 documents

Show All

Design Resources

Design Files

1 design file

  • Printed Circuit Boards and Schematics

    S32R274RRUEVB - Printed Circuit Board bill of materials and design files


1-5 of 7 hardware offerings

Show All


1-5 of 6 software files

Show All

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

3 engineering services

To find a complete list of our partners that support this product, please see our Partner Marketplace.


12 trainings

Show All


What do you need help with?