24-bit Dual-Core Symphony® DSP

  • This page contains information on a product that is not recommended for new designs.

Product Details

Block Diagram




  • Dual DSP56300 cores for high performance – 250 MHz per core for 500 MIPS performance at a consumer temperature range
  • 112K x 24-bit words RAM
  • Asynchronous Sample Rate Converter (ASRC) to allow multiple data rates in a system
  • Integrated S/PDIF transceiver to reduce system cost and complexity
  • Enhanced Serial Audio Interface (ESAI) – 4 modules to allow multiple sources
  • Dual Serial Host Interfaces (SHI) that support SPI or I²C protocols which provides high speed communication between multiple the DSP and other integrated circuits in the system
  • Dual triple timer modules for a flexible, programmable timer system
  • Dual Hardware Watchdog Timers (WDT) to allow for recovery from runaway code
  • 80LQFP package
  • This product is included in NXP®.s product longevity program, with assured supply for a minimum of 10 years after launch

Part numbers include: DSPB56725AF, DSPB56725CAF.


Quick reference to our documentation types.

1-5 of 9 documents

Show All


Quick reference to our board types.

1 hardware offering


Quick reference to our software types.

2 software files

Note: For better experience, software downloads are recommended on desktop.


What do you need help with?