PowerQUICC® Processor with CPM (2 SCC, 1 SMC), 10/100 Ethernet

Block Diagram

MPC853T Block Diagram

Features

  • Maximum frequency operation of the external bus is 66 MHz in 1:1 mode
  • Single-issue, 32-bit core (compatible with Power Architecture technology) with 32, 32-bit general-purpose registers (GPRs)
  • Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
  • 32 address lines
  • Memory controller (eight banks)
  • General-purpose timers
  • System integration unit (SIU)
  • Interrupts
  • Communications processor module (CPM)
  • Two baud rate generators
  • Two SCCs (serial communication controllers) (10BaseT Ethernet, HDLC, Transparent)
  • One SMC (serial management channel)
  • One SPI (serial peripheral interface)
  • Fast Ethernet controller (FEC)
  • Time-slot assigner (TSA)
  • PCMCIA interface
  • Debug interface
  • 1.8 V Core and 3.3 V I/O operation with 5-V TTL compatibility
  • 256-pin, 23*23 1.27 ball pitch (BGA) package

Comparison Table

MPC866 Family Versions and Masks

Qual Process Mask IMMR [16:31]
Rev 0.3 MC HiP6W 3L90H 0x0800
Rev A.0 MC HiP6W 0L96R 0x0801
Note 1: Where nn = 50, 66, 100, or 133

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types

1-10 of 31 documents

Compact List

Application Note (15)
Application Note Software (5)
Data Sheet (3)
Errata (1)
Fact Sheet (2)
Package Information (2)
Reference Manual (3)

Design Files

Hardware

Quick reference to our board types.

5 hardware offerings

Software

Quick reference to our software types.

1-5 of 14 software offerings

Show All

Engineering Services

1-5 of 10 engineering services

Show All

To find additional partner offerings that support this product, visit our Partner Marketplace.

Training

4 trainings

Support

What do you need help with?