Digital Signal Controller


Block Diagram

56F824X/825X Digital Signal Controller

NXP<sup>&#174;</sup> 56F824X/825X Digital Signal Controller Block Diagram


  • 60 MHz operation frequency
  • On-chip memory
  • eFlexPWM with up to nine channels, including six channels with high-resolution NanoEdge placement
  • Two 8-channel, 12-bit ADCs with dynamic x2 and x4 programmable amplifier
  • Three analog comparators with integrated 5-bit digital-to-analog converter (DAC) references
  • Cyclic redundancy check (CRC) generator
  • Multiple communication interfaces such as QSPI, QSCI with LIN functionality, SMBus-compatible I²C and MSCAN 2.0 A/B module
  • Two 16-bit quad timers (2 x 4 16-bit timers)
  • On-chip relaxation oscillator: 8 MHz (400 kHz at standby mode)
  • Inter-module crossbar connection

Part numbers include: MC56F8245MLD, MC56F8245VLD, MC56F8246MLF, MC56F8246VLF, MC56F8247MLH, MC56F8247VLH, MC56F8255MLD, MC56F8255VLD, MC56F8256MLF, MC56F8256VLF, MC56F8257MLH, MC56F8257VLH.


Quick reference to our documentation types.

1-5 of 29 documents

Show All


1-5 of 7 hardware offerings

Show All


Engineering Services

1 engineering service

To find a complete list of our partners that support this product, please see our Partner Marketplace.