PowerQUICC® Processor with CPM (2 SCC, 2 SMC), 10T Ethernet

  • Not Recommended for New Designs
  • This page contains information on a product that is not recommended for new designs.

See product image

Product Details

Block Diagram



  • 2-Kbyte Instruction Cache
  • 1-Kbyte Data Cache
  • Instruction and Data MMUs
  • Up to 32-Bit Data Bus (Dynamic Bus Sizing for 8,16, and 32 Bits)
  • 26 External Address Lines
  • Complete Static Design (0-66 MHz Operation)
  • Memory Controller (Eight Banks)
  • General-Purpose Timers
  • System Integration Unit (SIU)
  • Interrupts
  • Communications Processor Module (CPM)
  • Four Baud Rate Generators
  • Up to two SCCs (Serial Communication Controller with Ethernet Support)
  • One USB Port
  • Two SMCs (Serial Management Channels)
  • One SPI (Serial Peripheral Interface)
  • One I2C (Inter-Integrated Circuit) Port
  • Time-Slot Assigner
  • Parallel I/O Ports (supports UTOPIA)
  • PCMCIA Interface
  • Low Power Support
  • Debug Interface
  • 3.3 V Operation
  • 3.3 V System Bus Operation
  • 256-Pin Ball Grid Array (BGA)

Comparison Table

MPC850 Family Members

HDLC Support
- - Yes No
Number of SCCs 1 2 2 2
Ethernet Support Yes Yes Yes Yes
ATM - - Yes Yes

MPC850 Integrated Communication Controller Mask Set

Part Numbers Qual Process Mask IMMR [16:31]
Rev B XC .32µ TLM 4H97G 2101
Rev A XC .32µ TLM 2H89G 2100
Rev 0 XC .42µ TLM 6F98S 2002

xx denotes family variants including standard 850, DE, SR, and DSL.
nn denotes speed grade. Please contact your local NXP Sales Office or Distributor for exact speeds available.


Quick reference to our documentation types.

1-5 of 50 documents

Show All

Design Resources

Design Files

2 design files


2 hardware offerings


1 software file

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

4 engineering services

To find a complete list of our partners that support this product, please see our Partner Marketplace.


What do you need help with?