QorIQ® Qonverge BSC9131 Single-Core Processor and Single-Core DSP

Click over video to play

Product Details

Select a section:

Block Diagram

BSC9131 BD

QorIQ Qonverge BSC9131 Processor


  • Power Architecture subsystem including one e500 processor and 256-Kbyte shared L2 cache
  • StarCore® SC3850 DSP subsystem including 512-Kbyte private L2 cache
  • The MAPLE-B2F multi-accelerator platform engine supports functions that enable LTE-FDD/TDD, WiMAX, WCDMA/HSPA+ and CDMA2K wireless standards, as well as common DSP function acceleration including FFT, DFT and Turbo Viterbi coding
  • DDR3 memory interface with 32-bit data width (40 bits including ECC), up to 800-MHz data rate
  • Integrated Flash controller for NOR, NAND, and FPGA support
  • Trust architecture secure boot
  • Integrated security acceleration (SEC)
  • Two RF interfaces supporting JESD207 (ADI)
  • Support of MaxPhy interface (Maxim)
  • Two triple-speed Gigabit-Ethernet controllers featuring network acceleration including IEEE Std 1588v2™ hardware support
  • USB 2.0 host and device controller
  • DMA controller with four bidirectional channels that serves both the Power Architecture cores and DSP domains
  • UART, SPI, eSDHC, USIM, and I2C controllers
  • GPIO, Sixteen 32-bit timers


Quick reference to our documentation types.

1-5 of 19 documents

Show All

Design Resources


5 hardware offerings


3 software files

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

1-5 of 7 engineering services

Show All

To find a complete list of our partners that support this product, please see our Partner Marketplace.


1 trainings


What do you need help with?