i.MX RT600 Crossover MCU with Arm® Cortex®-M33 and DSP Cores

Roll over image to zoom in

Block Diagram

i.MX-RT600 Crossover MCU

i.MX RT600 Crossover MCU

Features

Next-Generation Cortex-M33 Control Processor Core Running at a Frequency Up to 300MHz

  • Arm TrustZone® for asset protection
  • Cortex-M33 built-in memory protection unit (MPU) supporting eight regions
  • Two coprocessors for the Cortex-M33
    • PowerQuad hardware accelerator for (fixed and floating point unit) DSP functions
    • CASPER Crypto coprocessor is provided to enable hardware acceleration for various functions required for certain asymmetric cryptographic algorithms

Highly Optimized Cadence® Tensilica® HiFi 4 DSP Processor Core, Running at Frequencies of Up to 600 MHz

  • Hardware floating point unit, up to to four single-precision IEEE floating point MACs per cycle

Software and Tools

  • MCUXpresso ecosystem support
    • Selection of IDE choices
    • Pin, clock, peripheral, security and memory Config tools
    • Security programming and provisioning tools
    • Software Development Kit
  • Zephyr RTOS support

On-Chip Memory

  • Up to 4.5 MB of system SRAM accessible by both CPUs and all DMA engines
  • 128 KB of local, tightly-coupled memory dedicated to the DSP CPU
  • 96 KB of I & D cache for DSP accesses to shared system SRAM

Digital peripherals

  • Two DMA engines, each with 32 channels
  • Octal/Quad SPI Flash with a dynamic description
  • Two SD/eMMC memory card interfaces, one supporting eMMC 5.0 with HS400/DDR operation
  • USB high-speed host/device controller with on-chip PHY
  • Up to eight configurable universal serial interface modules (Flexcomm Interfaces). Configurable as SPI/I2C/I2S/UART
  • One high-speed SPI interface supporting 50 MHz operation
  • One I3C bus interface
  • A digital microphone interface supporting up to 8 channels

Security Features

  • Secure Isolation
    • Secure execution environment through Arm® TrustZone® technology for ARMv8-M
    • Symmetric key isolation through hardware engines
  • Secure Boot
    • Secure boot support implemented in boot ROM, providing immutable root of trust
  • Secure Storage
    • Physically unclonable function (PUF) based key store
    • On-the-fly-AES decryption (OTFAD) of off-chip flash for code storage
  • Secure Debug
    • Certificate-based debug authentication mechanism
  • Secure Update
    • Supports firmware update with authenticity (RSA signed) and confidentiality (AES-CTR encrypted) protection
  • Hardware Cryptography Accelerators
    • Symmetric cryptography (AES) with 256-bit key strength
    • Asymmetric cryptography acceleration
    • TRNG with 256-bit entropy
    • Hash engine with SHA-256 and SHA-1
  • Secure Identity
    • 128-bit universal unique identifier (UUID) and 256-bit compound device identifier (CDI)
  • A member of the EdgeLock Assurance program, providing on-chip security capabilities.

Buy/Parametrics










































































































Documentation

Quick reference to our documentation types.

1-5 of 63 documents

Show All

Design Files

Quick reference to our design files types.

1-5 of 11 design files

Show All

Hardware

Quick reference to our board types.

1-5 of 14 hardware offerings

Show All

Software

Quick reference to our software types.

1-5 of 25 software files

Show All

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

1-5 of 30 engineering services

Show All

To find additional partner offerings that support this product, visit our Partner Marketplace.

Training

29 trainings

Show All