Low-Ohmic Four-Pole Double-Throw Analog Switch
Design Files
Receive the full breakdown. See the product footprint and more in the eCad file.
Layerscape® 1088A and 1048A Processor
The LS10x8A family of multicore communications processors combines four up to and eight Arm® Cortex®-A53 cores with the advanced, high-performance data path and network peripheral interfaces required for wireless access points, networking infrastructure, intelligent edge access, including virtual customer premise equipment (vCPE) and high-performance industrial applications.
The Arm® general-purpose processors and DPAA2 are supported by a powerful software toolkit that provides a higher level of hardware abstraction and makes software development quick and simple. This combination balances ease-of-use with high-performance processing in a Linux® environment that is familiar to any software programmer.
Layerscape processors are part of NXP's EdgeVerse™ edge computing platform.
Product Details
Features
Core Complex
- 8x Cortex-A53 CPUs
- Up to 1.6 GHz with 64-bit ISA support
- Each two core clusters shares 1 MB L2 cache
- 1x 64-bit DDR4 up to 2.1GT/s
- ECC support
Networking Elements
- Wire Rate I/O processor, featuring:
- 2x 10 GbE + 8x 1 GbE
- MACSEC on 4x 1G
- XFI/KR, QSGMII, SGMII/KX, RGMII
- Advanced IO processor (AIOP)
- up to 10 Gb/s complex packet processing
- 10 Gb/s SEC crypto acceleration
Interfaces
- Supports x4, x2, 3x1 PCIe Gen 3 controllers
- SR-IOV support, Root Complex
- 1x SATA 3.0
- 2x USB 3.0 with PHY
- 2x TDM/HDLC interfaces
Additional Features
- Support for HW virtualization and partitioning enforcement
- Industry-standard APIs
- Functional data path libraries
- Tailored CodeWarrior® Development Suites
Related products
3.3 V, Two Differential Channel, 2-1 Multiplexer/Demultiplexer Switch
Bidirectional Voltage Level Translator for Open-Drain and Push-Pull Applications
16-Bit I²C-Bus and SMBus I/O Port with Interrupt
Dual-Supply Translating Transceiver (Auto-Direction Sensing, Three-State)
USB PD and Type-C Current-Limited Power Switch
Bidirectional High-Side Power Switch for Charger and USB‑OTG Combined Applications
Dual-Supply Translating Transceiver (Open-Drain, Auto-Direction Sensing)
Buy/Parametrics
|
|
|
|
|
|
|
|---|---|---|---|---|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Documentation
Quick reference to our documentation types.
1-5 of 29 documents
-
Fact Sheet
LS1088A and LS1048A Communications Processors - Fact SheetFeatured
Design Resources
Hardware
Quick reference to our
board types.
3 hardware offerings
-
Evaluation and Development BoardsLayerscape LS1088A Reference Design BoardFeatured
-
Emulators, Probes, and ProgrammersLS Processor Probe Tips for CodeWarrior TAP
-
Emulators, Probes, and ProgrammersCodeWarrior® TAP
Software
Quick reference to our software types.
4 software files
-
BSPs and Device Drivers
Layerscape Linux Distribution POCFeatured
-
Development IDEs and Build Tools
CodeWarrior® Development Suites for Networked ApplicationsFeatured
-
BSPs and Device Drivers
Linux® SDK for QorIQ® Processors
-
Additional software available. View our featured partner solutions.
-
Software Development Resources
Second Generation Data Path Acceleration Architecture (DPAA2)
Note: For better experience, software downloads are recommended on desktop.
Engineering Services
To get further assistance directly from NXP, please see our Engineering Services.
1-5 of 27 engineering services
-
Independent Design House (IDH)
Tailored Solutions
-
Independent Design House (IDH)
Schematic Integrity AI Analysis
-
Independent Design House (IDH)
Custom Layerscape AIOP microcoding
-
Independent Design House (IDH)
Android and Linux Engineering Support
-
To find additional partner offerings that support this product, visit our Partner Marketplace.
Training
2 trainings