8-Bit I²C-Bus and SMBus, Level Translating, Low Voltage GPIO with Reset and Interrupt

See product image

Block Diagram

Choose a diagram:


PCA9574 Block Diagram

PCA9574BS, PCA9574PW


Key Features

  • 400 kHz I2C-bus serial interface
  • Compliant with I2C-bus Standard-mode (100 kHz)
  • Separate supply rails for core logic and I/O bank provides voltage level shifting
  • 1.1 V to 3.6 V operation with level shifting feature
  • Very low standby current: < 1 µA
  • 8 configurable I/O pins that default to inputs at power-up
  • Active LOW reset (RESET) input pin resets device to power-up default state
  • GPIO All Call address allows programming of more than one device at the same time with the same parameters
  • 2 programmable target addresses using 1 address pin
  • -40 °C to +85 °C operation
  • ESD protection exceeds 7000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
  • Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
  • Packages offered: TSSOP16 and HVQFN16


  • Totem pole: 1 mA source and 3 mA sink
  • Independently programmable 100 kΩ pull-up or pull-down for each I/O pin
  • Open-drain active LOW interrupt (INT) output pin allows monitoring of logic level change of pins programmed as inputs


  • Programmable bus hold provides valid logic level when inputs are not actively driven
  • Programmable Interrupt Mask Control for input pins that do not require an interrupt when their states change or to prevent spurious interrupts default to mask at power-up
  • Polarity inversion register allows inversion of the polarity of the I/O pins when read

Part numbers include: PCA9574BS, PCA9574PW.


Quick reference to our documentation types.

1-5 of 10 documents

Show All

Design Files

3 design files


3 hardware offerings

Engineering Services

1 engineering service

To find a complete list of our partners that support this product, please see our Partner Marketplace.



What do you need help with?