4-Bit I²C-Bus and SMBus Low-Power I/O Port with Interrupt and Reset

PCA9537DP

See product image

Product Details

Select a section:

Block Diagram

Choose a diagram:

PCA9537 Block Diagram

PCA9537 Block Diagram

Block diagram: PCA9537DP

Features

  • 4-bit I²C-bus GPIO with interrupt and reset
  • Operating power supply voltage range of 2.3 V to 5.5 V
  • 5 V tolerant I/Os
  • Polarity Inversion register
  • Active LOW interrupt output
  • Active LOW reset input
  • Low standby current
  • Noise filter on SCL/SDA inputs
  • No glitch on power-up
  • Internal power-on reset
  • 4 I/O pins that default to 4 inputs
  • 0 Hz to 400 kHz clock frequency
  • ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
  • Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
  • Offered in TSSOP10 package

Documentation

Quick reference to our documentation types.

1-5 of 13 documents

Show All

Design Resources

Design Files

2 design files

Hardware

1 hardware offering

Engineering Services

1 engineering service

To find a complete list of our partners that support this product, please see our Partner Marketplace.

Support

What do you need help with?