8-bit Flexis QE MCUs

Product Details

Select a section:

Block Diagram

Freescale S08QE Microcontroller Block Diagram

Freescale S08QE Microcontroller Block Diagram


Power-Saving Features

  • Two ultra-low-power stop modes, one of which allows limited use of peripherals
  • New low-power run and wait modes
  • 6 µs typical wake up time from stop mode
  • Internal clock Source (ICS)—module containing a frequency locked-loop (FLL) controlled by internal or external reference
  • Oscillator (OSC)—loop-control Pierce oscillator
    • crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  • Clock gating disables clocks to unused peripherals

8-bit HCS08 Central Processing Unit (CPU)

  • Up to 20 MHZ HCS08 CPU from 1.8V to 3.6V and across temperature range of -40°C to +85°C
  • HCS08 instruction set with added BGND instruction
  • Support for up to 32 interrupt/reset sources

On-Chip Memory

  • Up to 128 KB flash read/program/erase over full operating voltage and temperature
  • Up to 8 KB random-access memory (RAM)


  • Two analog comparator (ACMP)
    • Option to compare to an internal reference
    • Output can be optionally routed to TPM as input capture trigger
  • Analog Digital Converter (ADC)
    • Up to 24-channel
    • 12-bit resolution
    • 2.5 µs conversion time
    • Automatic compare function
    • 1.7 mV/°C temperature sensor
    • Internal bandgap reference channel
    • Operation in low-power stop3
  • 2x Serial communications interface (SCI)
    • Two modules 0ffering asynchronous communications
    • 13-bit break option
    • Flexible baud rate generator
    • Double buffered transmit and receive
    • Optional H/W parity checking and generation
  • Up to 2x Serial Peripheral Interfaces (SPI)
    • Two modules with full-duplex or single-wire bidirectional
    • Double-buffered transmit and receive
    • Leader or follower mode
    • MSB-first or LSB-first shifting
  • Timer/pulse-width modulator (TPM)
    • One 6-channel (TMP3)
    • Two 3-channel (TPM1 and TPM2)
    • Selectable input capture
    • Output compare
    • Or buffered edge- or center-aligned PWM on each channel
  • Two I2C
    • Up to 100 kbps with maximum bus loading
    • Multi-controller operation
    • Programmable target address
    • Interrupt-driven byte-by-byte data transfer
    • Supports broadcast mode and 10-bit addressing


  • Up to 70 GPIO (General Purpose Input/Output), one input-only and one output-only pin
  • 16 Keyboard Interrupts (KBI) pins with selectable polarity

System Protection

  • Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
  • Low-voltage detection with reset or interrupt, selectable trip points
  • Illegal op code detection with reset
  • Flash block protection

Development Support

  • Single-wire background debug interface
  • Breakpoint capability
  • ICE debug module —debug module supports both tag and force breakpoints
    • Three comparators
    • Nine trigger modes
    • Eight deep FIFO for storing change-of-flow addresses and event-only data
    • Supports both tag and force breakpoints


Quick reference to our documentation types.

1-5 of 84 documents

Show All

Design Resources


4 hardware offerings


1-5 of 12 software files

Show All

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

3 engineering services

To find a complete list of our partners that support this product, please see our Partner Marketplace.