Arm9™ microcontroller with CAN, LIN, and USB

For best experience this site requires Javascript to be enabled. To enable on your browser, follow our accessibility instructions.

The LPC2921/2923/2925 combine an ARM968E-S CPU core with two integrated TCM blocks operating at frequencies of up to 125 MHz, Full-speed USB 2.0 device controller, CAN and LIN, up to 40 kB SRAM, up to 512 kB flash memory, two 10-bit ADCs, and multiple serial and parallel interfaces in a single chip targeted at consumer, industrial, and communication markets. To optimize system power consumption, the LPC2921/2923/2925 has a very flexible Clock Generation Unit (CGU) that provides dynamic clock gating and scaling.

See product image

Data Sheet

Application Notes

Product Details

Block Diagram

Block diagram: LPC2921FBD100, LPC2923FBD100, LPC2925FBD100

Get diagram PDF

Features

Main Features

ARM968E-S processor running at frequencies of up to 125 MHz maximum.
Multi-layer AHB system bus at 125 MHz with three separate layers.
Dual-leader, eight-channel GPDMA controller on the AHB multilayer matrix whICh can be used with the Serial Peripheral Interface (SPI) interfaces and the UARTs, as well as for memory-to-memory transfers including the TCM memories.
Up to 60 general-purpose I/O pins with programmable pull-up, pull-down, or bus keeper.
Vectored Interrupt Controller (VIC) with 16 priority levels.
Up to 16 level-sensitive external interrupt pins, including USB, CAN and LIN wake-up features.
Configurable clock-out pin for driving external system clocks.
Processor wake-up from power-down via external interrupt pins; CAN or LIN activity.
Flexible Reset Generator Unit (RGU) able to control resets of individual modules.
Second CGU (CGU1) with its own PLL generates a configurable clock output.
Standard Arm^{^®} test and debug interface with real-time in-circuit emulator.
Boundary-scan test supported.
ETM/ETB debug functions with 8 kB of dedicated SRAM also accessible for application code and data storage.
144-pin LQFP package.
-40 °C to +85 °C ambient operating temperature range.

On-chip memory

Two Tightly Coupled Memories (TCM), 16 kB Instruction TCM (ITCM), 16 kB Data TCM (DTCM).
On the LPC2925, two separate internal StatIC RAM (SRAM) instances, 16 kB each.
8 kB ETB SRAM also usable for code execution and data.
Up to 512 kB high-speed flash-program memory.
16 kB true EEPROM, byte-erasable and programmable.
On the LPC2923 and LPC2921, one 16 kB SRAM block.

Serial interfaces

USB 2.0 full-speed devICe controller with dedICated DMA controller and on-chip devICe PHY.
Two-channel CAN controller supporting FullCAN and extensive message filtering
Two LIN leader controllers with full hardware support for LIN communication. The LIN interface can be configured as UART to provide two additional UART interfaces.
Two 550 UARTs with 16-byte Tx and Rx FIFO depths, DMA support, and RS485/EIA-485 (9 bit) support.
Three full-duplex Q-SPIs with four follower-select lines; 16 bits wide; 8 locations deep; Tx FIFO and Rx FIFO.
Two I²C-bus interfaces.

Flexible Clock-Generation Unit (CGU0) able to control clock frequency of individual modules

On-chip very low-power ring oscillator; fixed frequency of 0.4 MHz; always on to provide a Safe_Clock source for system monitoring.
On-chip crystal oscillator with a recommended operating range from 10 MHz to 25 MHz. PLL input range 10 MHz to 25 MHz.
On-chip PLL allows CPU operation up to a maximum CPU rate of 125 MHz.
Generation of up to 11 base clocks.
Seven fractional dividers.

Highly configurable system Power Management Unit (PMU)

clock control of individual modules.
allows minimization of system operating power consumption in any configuration.

Dual power supply

CPU operating voltage: 1.8 V ± 5 %.
I/O operating voltage: 2.7 V to 3.6 V; inputs tolerant up to 5.5 V.

Other peripherals

Two 10-bit ADCs, 8-channels each, with 3.3 V measurement range provide 8 analog inputs each with conversion times as low as 2.44 μs per channel. Each channel provides a compare function to minimize interrupts.
Multiple trigger-start option for all ADCs: timer, PWM, other ADC, and external signal input.
Four 32-bit timers each containing four capture-and-compare registers linked to I/Os.
Four six-channel PWMs (Pulse-Width Modulators) with capture and trap functionality.
Two dedicated 32-bit timers to schedule and synchronize PWM and ADC.
Quadrature encoder interface that can monitor one external quadrature encoder.
32-bit watchdog with timer change protection, running on safe clock.

Buy/Parametrics

‌ ‌ ‌	‌ ‌	‌ ‌	‌ ‌	‌ ‌	‌ ‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌
‌ ‌ ‌	‌	‌	‌	‌	‌

Documentation

Quick reference to our documentation types.

1-5 of 13 documents

Data Sheet
Arm9 microcontroller with CAN, LIN, and USB

PDFRev 3.0Apr 14, 2010564.3 KBLPC2921_23_25English
Application Note
LPC29xx Power-down mode explained

ZIPRev 2.0Apr 17, 2014246.9 KBAN10795English
Application Note
Guidelines for full-speed USB on NXP's LPC microcontrollers

PDFRev 1.1Feb 20, 2014151.2 KBAN11392English
Application Note
Sensorless single-shunt FOC on LPC2900

ZIPRev 1.0Feb 14, 20141.7 MBAN10899English
Application Note
UUencoding for UART ISP

PDFRev 1.0Jul 6, 2012142.1 KBAN11229English
Application Note
Migrating to the LPC1700 series

PDFRev 1.0Oct 6, 2009615.0 KBAN10878English
Application Note
NicheLite for LPC implementation notes

PDFRev 1.0Jul 16, 2009190.0 KBAN10775English
User Guide
LPC29xx User manual

PDFRev 3.0Oct 26, 20103.4 MBUM10316English
Brochure
Arm^®968-based microcontrollers with USB, CAN, LIN, 5V ADC and Motor Control; 125 MHz, 32-bit Microcontrollers with Arm968™ core, LPC2900 series

PDFRev 1.0Aug 31, 2008571.0 KB75016628English
Errata
Errata Sheet LPC2921/LPC2923/LPC2925

PDFRev 1.0Apr 4, 200949.0 KBES_LPC2921_23_25English
Package Information
plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm

PDFRev 1.0Feb 8, 2016652.9 KBSOT407-1English
Training Presentation
Driving the LPC2900 with Murata resonators

PDFRev 1.1Nov 27, 201337.3 KBR_10005English
Supporting Information
ADC design guidelines

PDFRev 1.0May 9, 2014148.8 KBTN00009English

Show All

Design Resources

Design Files

Quick reference to our design files types.

2 design files

Receive the full breakdown. See the product footprint and more in the eCad file.

Models
IBIS models for LPC29xx

ZIPRev 1Jun 13, 2017 16:19:00882.5 KBIBIS_LPC29xx
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue
Symbols and Footprints
LPC2xxx ORCAD symbols

ZIPRev 0Jun 3, 2016 00:00:0013.1 KBLPC2000-ORCAD-SYM

Account Required
DownloadToggle Dropdown
- Add to Queue
- Remove from Queue
- Recommended for large file sizes.
- View Queue

Arm9^™ microcontroller with CAN, LIN, and USB

Product Details

Block Diagram

Block diagram: LPC2921FBD100, LPC2923FBD100, LPC2925FBD100

Features

Main Features

On-chip memory

Serial interfaces

Flexible Clock-Generation Unit (CGU0) able to control clock frequency of individual modules

Highly configurable system Power Management Unit (PMU)

Dual power supply

Other peripherals

Buy/Parametrics

Documentation

Filter by

Arm9 microcontroller with CAN, LIN, and USB

LPC29xx Power-down mode explained

Guidelines for full-speed USB on NXP's LPC microcontrollers

Sensorless single-shunt FOC on LPC2900

UUencoding for UART ISP

Migrating to the LPC1700 series

NicheLite for LPC implementation notes

LPC29xx User manual

Arm^®968-based microcontrollers with USB, CAN, LIN, 5V ADC and Motor Control; 125 MHz, 32-bit Microcontrollers with Arm968™ core, LPC2900 series

Errata Sheet LPC2921/LPC2923/LPC2925

plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm

Driving the LPC2900 with Murata resonators

ADC design guidelines

Design Resources

Design Files

Filter by

IBIS models for LPC29xx

LPC2xxx ORCAD symbols

Filter By

Support

What do you need help with?

Suggested Links