Arm926EJ-S™ with 256 kB SRAM, USB High-speed OTG, SD/MMC, NAND flash controller, Ethernet

LPC3240FET296
  • Not Recommended for New Designs
  • This page contains information on a product that is not recommended for new designs.

The LPC3240 operates at CPU frequencies of up to 266 MHz. The NXP® implementation uses an ARM926EJ-S CPU core with a Harvard architectur, 5-stage pipeline, and an integral Memory Management Unit (MMU). The LPC3240 also includes 256 kB of on-chip static RAM, a NAND flash interface, an Ethernet MAC, and an external bus interface that supports SDR and DDR SDRAM, as well as static devices. In addition, the LPC3240 includes a USB 2.0 full-speed interface, seven UARTs, two I2C-bus interfaces, two SPI/SSP ports, two I2S-bus interfaces, two single output PWMs, a motor control PWM, six general purpose timers with capture inputs and compare outputs, a Secure Digital (SD) interface, and a 10-bit Analog-to-Digital Converter (ADC) with a touch screen sense option.

See product image

Product Details

Select a section:

Block Diagram

Block diagram: LPC3220FET296, LPC3230FET296, LPC3240FET296, LPC3250FET296

Get diagram PDF

Features

  • ARM926EJS processor, running at CPU clock speeds up to 266 MHz
  • Vector Floating Point (VFP) coprocessor
  • 32 kB instruction cache and a 32 kB data cache
  • Up to 256 kB of Internal SRAM (IRAM)
  • Selectable boot-up from various external devices
  • Multi-layer AHB system that provides a separate bus for each AHB leader
  • External memory controller for DDR and SDR SDRAM as well as for static devices
  • Two NAND flash controllers
  • Leader Interrupt Controller (MIC) and two Follower Interrupt Controllers (SIC)
  • Eight channel General Purpose DMA (GPDMA) controller on the AHB
  • 10/100 Ethernet MAC with dedicated DMA Controller
  • USB interface supporting either device, host (OHCI compliant), or On-The-Go
  • Four standard UARTs with fractional baud rate generation
  • Three additional high-speed UARTs intended for on-board communications
  • Two SPI controllers
  • Two SSP controllers
  • Two I2C-bus interfaces with standard open-drain pins
  • Two I2S-bus interfaces, each with separate input and output channels
  • Secure Digital (SD) memory card interface
  • General Purpose (GP) input, output, and I/O pins
  • 10 bit, 400 kHz Analog-to-Digital Converter (ADC)
  • Real-Time Clock (RTC) with separate power pin and dedicated 32 kHz oscillator
  • 32-bit general purpose high-speed timer with a 16-bit pre-scaler
  • Six enhanced timer/counters
  • 32-bit millisecond timer driven from the RTC clock
  • WatchDog timer clocked by the peripheral clock
  • Two single-output PWM blocks
  • Motor control PWM
  • Keyboard scanner function allows automatic scanning of an up to 8 x 8 key matrix
  • Up to 18 external interrupts
  • Standard Arm® test/debug interface for compatibility with existing tools
  • Emulation Trace Buffer (ETB) with 2048 x 24 bit RAM allows trace via JTAG
  • Stop mode saves power
  • On-chip crystal oscillator
  • An on-chip PLL allows CPU operation up to the maximum CPU rate
  • Boundary scan for simplified board testing

Target Applications

  • Consumer
  • Medical
  • Industrial
  • Network control

Documentation

Quick reference to our documentation types.

Filters

1-5 of 16 documents

Show All

Design Resources

Select a section:

Design Files

Filters

4 design files

  • Models

    IBIS models for LPC32x0 pkg TFBGA-296

    ZIPRev 1Jun 13, 2017345.2 KBIBIS_LPC32x0_TFBGA-296
    Download
  • Models

    BSDL for LPC32x0 pkgTFBGA

    ZIPRev 1Jun 13, 20178.7 KBBSDL_LPC32X0-TFBGA
    Download
  • Models

    IBIS models for LPC32x0

    ZIPRev 1Jun 13, 2017387.0 KBIBIS_LPC32x0
    Download
  • Symbols and Footprints

    LPC32x0 ORCAD symbols

    ZIPRev 0Jun 3, 20166.1 KBLPC32X0-ORCAD-SYM
    Sign in required
    Download

Support

What do you need help with?

  • Narrow your search
Search