Multimedia Applications Processors - Connectivity, Cost Effective, Arm9 Core

  • Not Recommended for New Designs
  • This page contains information on a product that is not recommended for new designs.

See product image

Product Details

Select a section:

Block Diagram

i.MX21S Multimedia Applications Processor Block Diagram

i.MX21S Multimedia Applications Processor Block Diagram

Features

CPU Complex

  • Arm926EJ-S™ core (16 KB I-Cache, 16 KB D-Cache)
  • Arm® Jazelle® technology for Java™ acceleration
  • Smart Speed Switch

Human Interface

  • 16/18-bit color LCD controller up to SVGA
  • Smart panels support (SLCDC)

Connectivity

  • 3 x UARTs, IrDA (SIR, MIR and FIR)
  • USB-OTG (one full-speed host port 2)
  • I2C
  • One wire
  • 8 x 8 keypad
  • Two configurable SPIs

Expansion

  • Dual-slot MMC and SD/SDIO card interface
  • PCMCIA support

Multimedia

  • High-speed CMOS sensor I/F

Special Functions

  • NAND Flash controller
  • 16-channel direct memory access (DMA)
  • 16/32-bit SDRAM controller

Performance

  • CPU complex: starting at 266 MHz
  • System: 133 MHz @ 1.8V

Technology

  • 289 MAPBGA, 14 X 14 mm, 0.65 mm pitch; 17 x 17 mm, 0.8 mm pitch
  • 0.13 µm

Documentation

Quick reference to our documentation types.

1-5 of 19 documents

Show All

Design Resources

Select a section:

Engineering Services

1-5 of 9 engineering services

Show All

To find a complete list of our partners that support this product, please see our Partner Marketplace.

Training

2 trainings

Support

What do you need help with?