8-bit with LCD Driver LE MCUs

  • Not Recommended for New Designs
  • This page contains information on a product that is not recommended for new designs.

Roll over image to zoom in

Product Details


8-bit RS08 Central Processor Unit (CPU)

  • Up to 10 MHz (bus frequency) RS08 CPU at 2.7V for 100 ns minimum instruction time
  • Subset of HCS08 instruction set with added BGND instruction

LCD Driver and Internal Charge Pump

  • Integrated LCD driver supports both standard 3V and 5V LCD glass
  • Configurable display for 8 x 14 or 4 x 18 segment display
  • Capable of running in STOP mode
  • Front plane (FP) and black plane (BP) re-assignments
  • LCD driver pins are muxed with GPIO and other functions

On-Chip Memory

  • Up to 4 KB flash over full operating voltage and temperature
  • 2.7V to 5.5V RAM


  • Analog-to-digital converter (ADC)
    • 2.5 µs conversion time
    • Automatic compare function
    • Internal temperature sensor
    • Internal bandgap reference channel
    • operation in STOP mode
    • 8-channel,10-bit resolution
  • Timer
    • two 2-channel selectable input capture
    • output compare
    • buffered-edge or center-aligned PWM on each channel
  • Serial communications interface (SCI)—module offering asynchronous communications,13-bit break option, flexible baud rate generator, double buffered transmit and receive and optional H/W parity checking and generation
  • Analog comparator with selectable interrupt on rising, falling or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module (LA8 only)
  • Serial peripheral interface (SPI)—one module with full-duplex or single-wire bidirectional; double-buffered transmit and receive; leader or follower mode; MSB-first or LSB-first shifting (LA8 only)


  • 26 general purpose input/output (GPIO), one output-only pin and one input-only pin
  • Eight keyboard interrupt (KBI) pins with selectable polarity

System Protection

  • Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source
  • Low-voltage detection with reset or interrupt
  • Illegal op code and illegal address detection with reset
  • Flash protection

Development Support

  • Single-wire background debug interface
  • Breakpoint capability


Quick reference to our documentation types.

1-5 of 21 documents

Show All

Design Resources


2 hardware offerings


1-5 of 8 software files

Show All

Note: For better experience, software downloads are recommended on desktop.


What do you need help with?