Host Processor

See product image

Block Diagram

MPC7447 Block Diagram

 MPC7447 Block Diagram


  • Four integer units (3 simple + 1 complex)
  • Double-precision floating-point unit
  • Four AltiVec® units (simple, complex, floating, and permute)
  • Load/store unit
  • Branch processing unit
  • Footprint compatible with MPC7455 and MPC7445 processors.
  • As with all processors built on Power Architecture technology, the MPC7447 is compatible with the MPC7xx family of processors from NXP®.
  • Processors based on Power Architecture technology enjoy the broadest set of operating systems, compilers, and development tools from third-party tool vendors belonging to NXP Connect partner program.
  • Three issue (plus branch) capability
  • 128-bit wide vector unit—AltiVec technology
  • Integrated 512K on-chip L2 cache (twice the size of previous generation)
  • Full Symmetric Multi-Processing capability (SMP)
  • 36-bit physical address space for direct addressability of 64 Gigabytes of memory
  • Hardware and Software Tablewalk
  • High-bandwidth 133 MHz 64-bit MPX Bus/60x Bus
  • 8 BAT registers
  • Three power-saving user-programmable modes to reduce power drawn by processor
  • Parity checking support on L1 and L2 cache arrays


Quick reference to our documentation types.

1-5 of 48 documents

Show All

Design Files

1-5 of 10 design files

Show All


4 hardware offerings

  • miriac® MPX-S32V234
    Embedded Board Solutions

    miriac® MPX-S32V234

  • DRAM Modules
    Complementary Silicon or Component

    DRAM Modules

  • NOR Flash
    Complementary Silicon or Component

    NOR Flash

  • Low Power DRAM
    Complementary Silicon or Component

    Low Power DRAM


1 software file

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

1-5 of 16 engineering services

Show All

To find a complete list of our partners that support this product, please see our Partner Marketplace.


1-5 of 9 trainings

Show All


What do you need help with?