Three-Channel Multipoint Fast-Mode Plus Differential I²C-Bus Buffer with Hot-Swap Logic

PCA9616PW

Roll over image to zoom in

Product Details

Select a section:

Block Diagram

Choose a diagram:

PCA9616 Block Diagram

PCA9616 Block Diagram

PCA9616 Block Diagram

aaa-009537

Features

System Features

  • New dI2C-bus buffers offer improved resistance to system noise and ground offset up to 1⁄2 of supply voltage
  • Hot swap (allows insertion or removal of modules or card without disruption to bus data)
  • READY signal (PCA9616 output) indicates device is ready from a cold start
  • EN signal (PCA9616 input) controls PCA9616 hot swap sequence
  • Bus idle detect (PCA9616 internal function) waits for a bus idle condition before connection is made
  • 3 channel dI2C (differential I2C-bus) to Fm+ single-ended buffer operating up to 1 MHz with 30 mA SDA/SCL > 2.2 V, or 3 mA SDA/SCL < 2.4 V
  • Compatible with I2C-bus Standard/Fast-mode and Fast-mode Plus at 1 MHz
  • Active HIGH (internal pull-up resistor) Enable disables the device to high-impedance state
  • Single-ended I2C-bus on card side up to 540 pF >2.2 V and 400 pF <2.4 V
  • Differential I2C-bus on cable side supporting multi-drop bus:
    • Maximum cable length: 3 m (approximately 10 feet) (longer at lower frequency)
    • dI2C output: 1.5 V differential output with nominal terminals
    • Differential line impedance (user defined): 100 Ω nominal suggested
    • Receive input sensitivity: ±200 mV
    • Hysteresis: ±30 mV typical
    • Input impedance: high-impedance (200 kΩ typical)
    • Receive input voltage range: −0.5 V to +5.5 V
  • Lock-up free operation
  • Supports arbitration and clock stretching across the dI2C-bus buffers
  • Powered-off and powering-up high-impedance I2C-bus pins
  • Operating supply voltage (V DD(A)) range of 0.8 V to 5.5 V with single-ended side 5.5 V tolerant
  • Differential I2C-bus operating supply voltage (V DD(B)) range of 3.0 V to 5.5 V with 5.5 V tolerant. Best operation is at 5 V
  • ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
  • Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
  • Package offering: TSSOP16

Documentation

Quick reference to our documentation types.

4 documents

Design Resources

Design Files

1 design file

Hardware

2 hardware offerings

Engineering Services

2 engineering services

To find a complete list of our partners that support this product, please see our Partner Marketplace.

Support

What do you need help with?