Level Translating I²C-Bus/SMBus Repeater

Product Details

Select a section:

Block Diagram

Choose a diagram:

PCA9509 Block Diagram

PCA9509 Block Diagram

Block diagram: PCA9509D, PCA9509DP, PCA9509GM

Features

  • Bidirectional buffer isolates capacitance and allows 400 pF on port B of the device
  • Voltage level translation from port A (1.35 V to VCC(B) ‑ 1.0 V) to port B (3.0 V to 5.5 V)
  • Requires no external pull-up resistors on lower voltage port A
  • Active HIGH repeater enable input
  • Open-drain inputs/outputs
  • Lock-up free operation
  • Supports arbitration and clock stretching across the repeater
  • Accommodates Standard-mode and Fast-mode I²C-bus devices and multiple controllers
  • Powered-off high-impedance I²C-bus pins
  • Operating supply voltage range of 1.35 V to VCC(B) ‑ 1.0 V on port A, 3.0 V to 5.5 V on port B
  • 5 V tolerant port B SCL, SDA and enable pins
  • 0 Hz to 400 kHz clock frequency

    Remark: The maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.

  • ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
  • Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
  • Packages offered: TSSOP8, SO8, XQFN8

Design Resources

Documentation

Quick reference to our documentation types.

1-5 of 15 documents

Show All

Design Files

1 design file

Hardware

1 hardware offering

Engineering Services

2 engineering services

To find a complete list of our partners that support this product, please see our Partner Marketplace.

Support

What do you need help with?