32-bit MCU for Automotive Powertrain and Industrial Applications

MPC5565

Designed for engine management and high temperature industrial environments, the NXP® MPC5565 embedded controller targets mid-range applications and use cases requiring complex, real-time control.

  • Helps increase fuel efficiency and improved emissions
  • Offers system performance of up to five times that of its MPC500 predecessors
  • Enables easy migration to next-generation 3 MB flash-embedded controllers
  • Facilitates reuse of legacy software architectures
  • Pin-and code-compatible with other MPC5500 family MCUs
  • Includes comprehensive development tools to help simplify and speed system design

Product Details

Select a section:

Block Diagram

MPC5565 Block Diagram

MPC5565 Block Diagram
Get diagram PDF

Features

Our e200z6 Core

  • High-performance 132 MHz 32-bit Power Architecture technology core with VLE
  • Memory management unit (MMU) with 32-entry fully associative translation lookaside buffer (TLB)
  • SPE (signal processing extension): DSP, SIMD and floating point capabilities

Memory

  • 2 MB of embedded flash memory with error correction coding (ECC) and read while write capability (RWW)
  • 64 KB on-chip static RAM with error correction coding (ECC)
  • 8 KB of cache (with line-locking) that can be configured as additional RAM

System

  • An enhanced time processor unit (eTPUs), each with 32 I/O channels and 14K of dedicated SRAM
  • 32-channel eDMA (enhanced direct memory access) controller
  • Interrupt controller (INTC) capable of handling 339 selectable-priority interrupt sources
  • Frequency modulated phase-locked loop (FMPLL) to assist in electromagnetic interference (EMI) management
  • MPC500 compatible 32-bit external bus interface
  • Nexus IEEE®-ISTO 5001 class 3+ multicore debug capabilities > 5/3.3V IO, 5V ADC, 3.3V/1.8V bus, 1.5V core
  • 324-pin PBGA package
  • Temperature range: -40 to 125ºC

I/O

  • 40-channel dual enhanced queued analog-to-digital converters (eQADC)—each up to 12-bit resolution and up to 1.25 us conversions, six queues with triggering and DMA support
  • Three deserial serial peripheral interface (DSPI) modules—16-bits wide up to six chip selects each
  • Three controller area network (CAN) modules with 64 buffers each
  • Two enhanced serial communication interface (eSCI) modules
  • 24-channel enhanced multiple I/O system (EMIOS) with unified channels

Included in NXP product longevity program

Documentation

Quick reference to our documentation types.

Filters

1-5 of 93 documents

Show All

Design Resources

Select a section:

Design Files

Filters

2 design files

  • Printed Circuit Boards and Schematics

    MPC5500_OrCAD_SYMBOL

    ZIPRev 1.3May 19, 2008 00:00:00159.5 KBMPC5500_ORCAD_SYMBOL
    Sign in required
    Download
  • Calculators

    MPC55xx EEPROM Emulation Endurance Calculator

    ZIPRev vBeta052Nov 27, 2013 00:00:008.1 MBMPC55XX_EEE_CALC
    Download

Hardware

Filters

1-5 of 9 hardware offerings

Show All

Software

Filters

1-5 of 24 software files

  • BSP, Drivers and Middleware

    MPC55XX Flash Driver

    ZIPRev 3.2.3Jan 22, 2008 00:00:005.1 MBMPC55XX_FLASH_DRIVER
    Sign in required
    Download
  • BSP, Drivers and Middleware

    MPC55XX EEPROM Emulation Driver

    EXERev 4.0.4Dec 17, 2012 00:00:005.4 MBMPC55XX_EEPROM_EMU_DRIVER
    Sign in required
    Download
  • Libraries

    eTPU General Function Set

    ZIPRev 1.00Dec 15, 2004 00:00:00110.5 KBETPUSET1
    Download
  • Libraries

    Test eTPU Function API

    ZIPRev 2.1Dec 20, 2004 00:00:0010.3 KBSET1_TEST_API
    Download
  • Libraries

    MPC55xx SPE DSP Library 2

    ZIPRev 6May 13, 2008 00:00:002.6 MBMPC55XX_SPE_DSP_LIBRARY_2
    Download
Show All

Note: For better experience, software downloads are recommended on desktop.

Engineering Services

1-5 of 9 engineering services

Show All

To find a complete list of our partners that support this product, please see our Partner Marketplace.

Training

Filters

5 trainings